tjh.dev
Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel
os
linux
phy: qcom-qmp: pcs: Add v7 register offsets
The X1E80100 platform bumps the HW version of QMP phy to v7 for USB,
and PCIe. Add the new PCS offsets in a dedicated header file.
Signed-off-by: Abel Vesa <abel.vesa@linaro.org>
Reviewed-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org>
Link: https://lore.kernel.org/r/20231122-phy-qualcomm-v6-v6-20-v7-new-offsets-v3-3-dfd1c375ef61@linaro.org
Signed-off-by: Vinod Koul <vkoul@kernel.org>
authored by
Abel Vesa
and committed by
Vinod Koul
7b98cf0e
a4054250
+34
+32
drivers/phy/qualcomm/phy-qcom-qmp-pcs-v7.h
+32
drivers/phy/qualcomm/phy-qcom-qmp-pcs-v7.h
···
1
+
/* SPDX-License-Identifier: GPL-2.0 */
2
+
/*
3
+
* Copyright (c) 2023, Linaro Limited
4
+
*/
5
+
6
+
#ifndef QCOM_PHY_QMP_PCS_V7_H_
7
+
#define QCOM_PHY_QMP_PCS_V7_H_
8
+
9
+
/* Only for QMP V7 PHY - USB/PCIe PCS registers */
10
+
#define QPHY_V7_PCS_SW_RESET 0x000
11
+
#define QPHY_V7_PCS_PCS_STATUS1 0x014
12
+
#define QPHY_V7_PCS_POWER_DOWN_CONTROL 0x040
13
+
#define QPHY_V7_PCS_START_CONTROL 0x044
14
+
#define QPHY_V7_PCS_POWER_STATE_CONFIG1 0x090
15
+
#define QPHY_V7_PCS_LOCK_DETECT_CONFIG1 0x0c4
16
+
#define QPHY_V7_PCS_LOCK_DETECT_CONFIG2 0x0c8
17
+
#define QPHY_V7_PCS_LOCK_DETECT_CONFIG3 0x0cc
18
+
#define QPHY_V7_PCS_LOCK_DETECT_CONFIG6 0x0d8
19
+
#define QPHY_V7_PCS_REFGEN_REQ_CONFIG1 0x0dc
20
+
#define QPHY_V7_PCS_RX_SIGDET_LVL 0x188
21
+
#define QPHY_V7_PCS_RCVR_DTCT_DLY_P1U2_L 0x190
22
+
#define QPHY_V7_PCS_RCVR_DTCT_DLY_P1U2_H 0x194
23
+
#define QPHY_V7_PCS_RATE_SLEW_CNTRL1 0x198
24
+
#define QPHY_V7_PCS_CDR_RESET_TIME 0x1b0
25
+
#define QPHY_V7_PCS_ALIGN_DETECT_CONFIG1 0x1c0
26
+
#define QPHY_V7_PCS_ALIGN_DETECT_CONFIG2 0x1c4
27
+
#define QPHY_V7_PCS_PCS_TX_RX_CONFIG 0x1d0
28
+
#define QPHY_V7_PCS_EQ_CONFIG1 0x1dc
29
+
#define QPHY_V7_PCS_EQ_CONFIG2 0x1e0
30
+
#define QPHY_V7_PCS_EQ_CONFIG5 0x1ec
31
+
32
+
#endif