Linux kernel mirror (for testing) git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel os linux

dt-bindings: soc: microchip: sparx5-cpu-syscon: Move to dedicated schema

microchip,sparx5-cpu-syscon is not a simple syscon device - it has
children and implements simple-mfd compatible - thus it should be fully
documented in its own binding.

Reviewed-by: Rob Herring (Arm) <robh@kernel.org>
Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Link: https://lore.kernel.org/r/20240626-dt-bindings-mfd-syscon-split-v3-4-3409903bb99b@linaro.org
Signed-off-by: Lee Jones <lee@kernel.org>

authored by

Krzysztof Kozlowski and committed by
Lee Jones
430ed952 c94ee67a

+49 -1
-1
Documentation/devicetree/bindings/mfd/syscon.yaml
··· 70 70 - mediatek,mt8173-pctl-a-syscfg 71 71 - mediatek,mt8365-syscfg 72 72 - microchip,lan966x-cpu-syscon 73 - - microchip,sparx5-cpu-syscon 74 73 - mstar,msc313-pmsleep 75 74 - nuvoton,ma35d1-sys 76 75 - nuvoton,wpcm450-shm
+49
Documentation/devicetree/bindings/soc/microchip/microchip,sparx5-cpu-syscon.yaml
··· 1 + # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 2 + %YAML 1.2 3 + --- 4 + $id: http://devicetree.org/schemas/soc/microchip/microchip,sparx5-cpu-syscon.yaml# 5 + $schema: http://devicetree.org/meta-schemas/core.yaml# 6 + 7 + title: Microchip Sparx5 CPU Syscon 8 + 9 + maintainers: 10 + - Lars Povlsen <lars.povlsen@microchip.com> 11 + 12 + properties: 13 + compatible: 14 + items: 15 + - const: microchip,sparx5-cpu-syscon 16 + - const: syscon 17 + - const: simple-mfd 18 + 19 + reg: 20 + maxItems: 1 21 + 22 + mux-controller: 23 + $ref: /schemas/mux/reg-mux.yaml# 24 + 25 + required: 26 + - compatible 27 + - reg 28 + - mux-controller 29 + 30 + additionalProperties: false 31 + 32 + examples: 33 + - | 34 + soc { 35 + #address-cells = <2>; 36 + #size-cells = <1>; 37 + 38 + syscon@600000000 { 39 + compatible = "microchip,sparx5-cpu-syscon", "syscon", 40 + "simple-mfd"; 41 + reg = <0x6 0x00000000 0xd0>; 42 + 43 + mux: mux-controller { 44 + compatible = "mmio-mux"; 45 + #mux-control-cells = <1>; 46 + mux-reg-masks = <0x88 0xf0>; 47 + }; 48 + }; 49 + };