ARCv2: [axs103_smp] Reduce clk for SMP FPGA configs

Newer bitfiles needs the reduced clk even for SMP builds

Cc: <stable@vger.kernel.org> #4.2
Signed-off-by: Vineet Gupta <vgupta@synopsys.com>
Signed-off-by: Linus Torvalds <torvalds@linux-foundation.org>

authored by Vineet Gupta and committed by Linus Torvalds 3ebb0540 ded0e250

Changed files
+2
arch
arc
plat-axs10x
+2
arch/arc/plat-axs10x/axs10x.c
··· 402 402 unsigned int num_cores = (read_aux_reg(ARC_REG_MCIP_BCR) >> 16) & 0x3F; 403 403 if (num_cores > 2) 404 404 arc_set_core_freq(50 * 1000000); 405 + else if (num_cores == 2) 406 + arc_set_core_freq(75 * 1000000); 405 407 #endif 406 408 407 409 switch (arc_get_core_freq()/1000000) {