Merge branch 'samsung-fixes-4' of git://github.com/kgene/linux-samsung

* 'samsung-fixes-4' of git://github.com/kgene/linux-samsung:
ARM: S3C24XX: Fix s3c24xx build errors if !CONFIG_PM
ARM: S5P: fix offset calculation on gpio-interrupt

+13 -3
+2
arch/arm/mach-s3c2410/s3c2410.c
··· 170 { 171 printk("S3C2410: Initialising architecture\n"); 172 173 register_syscore_ops(&s3c2410_pm_syscore_ops); 174 register_syscore_ops(&s3c24xx_irq_syscore_ops); 175 176 return sysdev_register(&s3c2410_sysdev);
··· 170 { 171 printk("S3C2410: Initialising architecture\n"); 172 173 + #ifdef CONFIG_PM 174 register_syscore_ops(&s3c2410_pm_syscore_ops); 175 + #endif 176 register_syscore_ops(&s3c24xx_irq_syscore_ops); 177 178 return sysdev_register(&s3c2410_sysdev);
+2
arch/arm/mach-s3c2412/s3c2412.c
··· 245 { 246 printk("S3C2412: Initialising architecture\n"); 247 248 register_syscore_ops(&s3c2412_pm_syscore_ops); 249 register_syscore_ops(&s3c24xx_irq_syscore_ops); 250 251 return sysdev_register(&s3c2412_sysdev);
··· 245 { 246 printk("S3C2412: Initialising architecture\n"); 247 248 + #ifdef CONFIG_PM 249 register_syscore_ops(&s3c2412_pm_syscore_ops); 250 + #endif 251 register_syscore_ops(&s3c24xx_irq_syscore_ops); 252 253 return sysdev_register(&s3c2412_sysdev);
+2
arch/arm/mach-s3c2416/s3c2416.c
··· 97 98 s3c_fb_setname("s3c2443-fb"); 99 100 register_syscore_ops(&s3c2416_pm_syscore_ops); 101 register_syscore_ops(&s3c24xx_irq_syscore_ops); 102 103 return sysdev_register(&s3c2416_sysdev);
··· 97 98 s3c_fb_setname("s3c2443-fb"); 99 100 + #ifdef CONFIG_PM 101 register_syscore_ops(&s3c2416_pm_syscore_ops); 102 + #endif 103 register_syscore_ops(&s3c24xx_irq_syscore_ops); 104 105 return sysdev_register(&s3c2416_sysdev);
+2
arch/arm/mach-s3c2440/s3c2440.c
··· 55 56 /* register suspend/resume handlers */ 57 58 register_syscore_ops(&s3c2410_pm_syscore_ops); 59 register_syscore_ops(&s3c244x_pm_syscore_ops); 60 register_syscore_ops(&s3c24xx_irq_syscore_ops); 61
··· 55 56 /* register suspend/resume handlers */ 57 58 + #ifdef CONFIG_PM 59 register_syscore_ops(&s3c2410_pm_syscore_ops); 60 + #endif 61 register_syscore_ops(&s3c244x_pm_syscore_ops); 62 register_syscore_ops(&s3c24xx_irq_syscore_ops); 63
+2
arch/arm/mach-s3c2440/s3c2442.c
··· 169 { 170 printk("S3C2442: Initialising architecture\n"); 171 172 register_syscore_ops(&s3c2410_pm_syscore_ops); 173 register_syscore_ops(&s3c244x_pm_syscore_ops); 174 register_syscore_ops(&s3c24xx_irq_syscore_ops); 175
··· 169 { 170 printk("S3C2442: Initialising architecture\n"); 171 172 + #ifdef CONFIG_PM 173 register_syscore_ops(&s3c2410_pm_syscore_ops); 174 + #endif 175 register_syscore_ops(&s3c244x_pm_syscore_ops); 176 register_syscore_ops(&s3c24xx_irq_syscore_ops); 177
+3 -3
arch/arm/plat-s5p/irq-gpioint.c
··· 163 ct->chip.irq_mask = irq_gc_mask_set_bit; 164 ct->chip.irq_unmask = irq_gc_mask_clr_bit; 165 ct->chip.irq_set_type = s5p_gpioint_set_type, 166 - ct->regs.ack = PEND_OFFSET + REG_OFFSET(chip->group); 167 - ct->regs.mask = MASK_OFFSET + REG_OFFSET(chip->group); 168 - ct->regs.type = CON_OFFSET + REG_OFFSET(chip->group); 169 irq_setup_generic_chip(gc, IRQ_MSK(chip->chip.ngpio), 170 IRQ_GC_INIT_MASK_CACHE, 171 IRQ_NOREQUEST | IRQ_NOPROBE, 0);
··· 163 ct->chip.irq_mask = irq_gc_mask_set_bit; 164 ct->chip.irq_unmask = irq_gc_mask_clr_bit; 165 ct->chip.irq_set_type = s5p_gpioint_set_type, 166 + ct->regs.ack = PEND_OFFSET + REG_OFFSET(group - bank->start); 167 + ct->regs.mask = MASK_OFFSET + REG_OFFSET(group - bank->start); 168 + ct->regs.type = CON_OFFSET + REG_OFFSET(group - bank->start); 169 irq_setup_generic_chip(gc, IRQ_MSK(chip->chip.ngpio), 170 IRQ_GC_INIT_MASK_CACHE, 171 IRQ_NOREQUEST | IRQ_NOPROBE, 0);