tjh.dev
Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel
os
linux
ARM: dts: add dts files for bcmbca soc 63178
Add dts for ARMv7 based broadband SoC BCM63178. bcm63178.dtsi is the
SoC description dts header and bcm963178.dts is a simple dts file for
Broadcom BCM963178 Reference board that only enable the UART port.
Signed-off-by: Anand Gore <anand.gore@broadcom.com>
Signed-off-by: Florian Fainelli <f.fainelli@gmail.com>
authored by
Anand Gore
and committed by
Florian Fainelli
fc85b7e6
312137db
+150
-1
+2
-1
arch/arm/boot/dts/Makefile
+2
-1
arch/arm/boot/dts/Makefile
+118
arch/arm/boot/dts/bcm63178.dtsi
+118
arch/arm/boot/dts/bcm63178.dtsi
···
1
+
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
2
+
/*
3
+
* Copyright 2022 Broadcom Ltd.
4
+
*/
5
+
6
+
#include <dt-bindings/interrupt-controller/arm-gic.h>
7
+
#include <dt-bindings/interrupt-controller/irq.h>
8
+
9
+
/ {
10
+
compatible = "brcm,bcm63178", "brcm,bcmbca";
11
+
#address-cells = <1>;
12
+
#size-cells = <1>;
13
+
14
+
interrupt-parent = <&gic>;
15
+
16
+
cpus {
17
+
#address-cells = <1>;
18
+
#size-cells = <0>;
19
+
20
+
CA7_0: cpu@0 {
21
+
device_type = "cpu";
22
+
compatible = "arm,cortex-a7";
23
+
reg = <0x0>;
24
+
next-level-cache = <&L2_0>;
25
+
enable-method = "psci";
26
+
};
27
+
28
+
CA7_1: cpu@1 {
29
+
device_type = "cpu";
30
+
compatible = "arm,cortex-a7";
31
+
reg = <0x1>;
32
+
next-level-cache = <&L2_0>;
33
+
enable-method = "psci";
34
+
};
35
+
CA7_2: cpu@2 {
36
+
device_type = "cpu";
37
+
compatible = "arm,cortex-a7";
38
+
reg = <0x2>;
39
+
next-level-cache = <&L2_0>;
40
+
enable-method = "psci";
41
+
};
42
+
L2_0: l2-cache0 {
43
+
compatible = "cache";
44
+
};
45
+
};
46
+
47
+
timer {
48
+
compatible = "arm,armv7-timer";
49
+
interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
50
+
<GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
51
+
<GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
52
+
<GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>;
53
+
arm,cpu-registers-not-fw-configured;
54
+
};
55
+
56
+
pmu: pmu {
57
+
compatible = "arm,cortex-a7-pmu";
58
+
interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>,
59
+
<GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>,
60
+
<GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>;
61
+
interrupt-affinity = <&CA7_0>, <&CA7_1>,
62
+
<&CA7_2>;
63
+
};
64
+
65
+
clocks: clocks {
66
+
periph_clk: periph-clk {
67
+
compatible = "fixed-clock";
68
+
#clock-cells = <0>;
69
+
clock-frequency = <200000000>;
70
+
};
71
+
uart_clk: uart-clk {
72
+
compatible = "fixed-factor-clock";
73
+
#clock-cells = <0>;
74
+
clocks = <&periph_clk>;
75
+
clock-div = <4>;
76
+
clock-mult = <1>;
77
+
};
78
+
};
79
+
80
+
psci {
81
+
compatible = "arm,psci-0.2";
82
+
method = "smc";
83
+
cpu_off = <1>;
84
+
cpu_on = <2>;
85
+
};
86
+
87
+
axi@81000000 {
88
+
compatible = "simple-bus";
89
+
#address-cells = <1>;
90
+
#size-cells = <1>;
91
+
ranges = <0 0x81000000 0x4000>;
92
+
93
+
gic: interrupt-controller@1000 {
94
+
compatible = "arm,cortex-a7-gic";
95
+
#interrupt-cells = <3>;
96
+
#address-cells = <0>;
97
+
interrupt-controller;
98
+
reg = <0x1000 0x1000>,
99
+
<0x2000 0x2000>;
100
+
};
101
+
};
102
+
103
+
bus@ff800000 {
104
+
compatible = "simple-bus";
105
+
#address-cells = <1>;
106
+
#size-cells = <1>;
107
+
ranges = <0 0xff800000 0x800000>;
108
+
109
+
uart0: serial@12000 {
110
+
compatible = "arm,pl011", "arm,primecell";
111
+
reg = <0x12000 0x1000>;
112
+
interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>;
113
+
clocks = <&uart_clk>, <&uart_clk>;
114
+
clock-names = "uartclk", "apb_pclk";
115
+
status = "disabled";
116
+
};
117
+
};
118
+
};
+30
arch/arm/boot/dts/bcm963178.dts
+30
arch/arm/boot/dts/bcm963178.dts
···
1
+
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
2
+
/*
3
+
* Copyright 2019 Broadcom Ltd.
4
+
*/
5
+
6
+
/dts-v1/;
7
+
8
+
#include "bcm63178.dtsi"
9
+
10
+
/ {
11
+
model = "Broadcom BCM963178 Reference Board";
12
+
compatible = "brcm,bcm963178", "brcm,bcm63178", "brcm,bcmbca";
13
+
14
+
aliases {
15
+
serial0 = &uart0;
16
+
};
17
+
18
+
chosen {
19
+
stdout-path = "serial0:115200n8";
20
+
};
21
+
22
+
memory@0 {
23
+
device_type = "memory";
24
+
reg = <0x0 0x08000000>;
25
+
};
26
+
};
27
+
28
+
&uart0 {
29
+
status = "okay";
30
+
};