tjh.dev
Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel
os
linux
arm64: dts: realtek: Factor out common RTD129x parts
Prepares for RTD1293 and RTD1296.
Signed-off-by: Andreas Färber <afaerber@suse.de>
+76
-61
+4
-61
arch/arm64/boot/dts/realtek/rtd1295.dtsi
+4
-61
arch/arm64/boot/dts/realtek/rtd1295.dtsi
···
6
6
* SPDX-License-Identifier: (GPL-2.0+ OR MIT)
7
7
*/
8
8
9
-
/memreserve/ 0x0000000000000000 0x0000000000030000;
10
-
/memreserve/ 0x000000000001f000 0x0000000000001000;
11
-
/memreserve/ 0x0000000000030000 0x00000000000d0000;
12
-
/memreserve/ 0x0000000001b00000 0x00000000004be000;
13
-
/memreserve/ 0x0000000001ffe000 0x0000000000004000;
14
-
15
-
#include <dt-bindings/interrupt-controller/arm-gic.h>
9
+
#include "rtd129x.dtsi"
16
10
17
11
/ {
18
12
compatible = "realtek,rtd1295";
19
-
interrupt-parent = <&gic>;
20
-
#address-cells = <1>;
21
-
#size-cells = <1>;
22
13
23
14
cpus {
24
15
#address-cells = <2>;
···
59
68
};
60
69
};
61
70
62
-
arm-pmu {
63
-
compatible = "arm,cortex-a53-pmu";
64
-
interrupts = <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>;
65
-
interrupt-affinity = <&cpu0>, <&cpu1>, <&cpu2>, <&cpu3>;
66
-
};
67
-
68
71
timer {
69
72
compatible = "arm,armv8-timer";
70
73
interrupts = <GIC_PPI 13
···
70
85
<GIC_PPI 10
71
86
(GIC_CPU_MASK_RAW(0xf) | IRQ_TYPE_LEVEL_LOW)>;
72
87
};
88
+
};
73
89
74
-
soc {
75
-
compatible = "simple-bus";
76
-
#address-cells = <1>;
77
-
#size-cells = <1>;
78
-
/* Exclude up to 2 GiB of RAM */
79
-
ranges = <0x80000000 0x80000000 0x80000000>;
80
-
81
-
uart0: serial@98007800 {
82
-
compatible = "snps,dw-apb-uart";
83
-
reg = <0x98007800 0x400>;
84
-
reg-shift = <2>;
85
-
reg-io-width = <4>;
86
-
clock-frequency = <27000000>;
87
-
status = "disabled";
88
-
};
89
-
90
-
uart1: serial@9801b200 {
91
-
compatible = "snps,dw-apb-uart";
92
-
reg = <0x9801b200 0x100>;
93
-
reg-shift = <2>;
94
-
reg-io-width = <4>;
95
-
clock-frequency = <432000000>;
96
-
status = "disabled";
97
-
};
98
-
99
-
uart2: serial@9801b400 {
100
-
compatible = "snps,dw-apb-uart";
101
-
reg = <0x9801b400 0x100>;
102
-
reg-shift = <2>;
103
-
reg-io-width = <4>;
104
-
clock-frequency = <432000000>;
105
-
status = "disabled";
106
-
};
107
-
108
-
gic: interrupt-controller@ff011000 {
109
-
compatible = "arm,gic-400";
110
-
reg = <0xff011000 0x1000>,
111
-
<0xff012000 0x2000>,
112
-
<0xff014000 0x2000>,
113
-
<0xff016000 0x2000>;
114
-
interrupts = <GIC_PPI 9 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>;
115
-
interrupt-controller;
116
-
#interrupt-cells = <3>;
117
-
};
118
-
};
90
+
&arm_pmu {
91
+
interrupt-affinity = <&cpu0>, <&cpu1>, <&cpu2>, <&cpu3>;
119
92
};
+72
arch/arm64/boot/dts/realtek/rtd129x.dtsi
+72
arch/arm64/boot/dts/realtek/rtd129x.dtsi
···
1
+
/*
2
+
* Realtek RTD1293/RTD1295/RTD1296 SoC
3
+
*
4
+
* Copyright (c) 2016-2017 Andreas Färber
5
+
*
6
+
* SPDX-License-Identifier: (GPL-2.0+ OR MIT)
7
+
*/
8
+
9
+
/memreserve/ 0x0000000000000000 0x0000000000030000;
10
+
/memreserve/ 0x000000000001f000 0x0000000000001000;
11
+
/memreserve/ 0x0000000000030000 0x00000000000d0000;
12
+
/memreserve/ 0x0000000001b00000 0x00000000004be000;
13
+
/memreserve/ 0x0000000001ffe000 0x0000000000004000;
14
+
15
+
#include <dt-bindings/interrupt-controller/arm-gic.h>
16
+
17
+
/ {
18
+
interrupt-parent = <&gic>;
19
+
#address-cells = <1>;
20
+
#size-cells = <1>;
21
+
22
+
arm_pmu: arm-pmu {
23
+
compatible = "arm,cortex-a53-pmu";
24
+
interrupts = <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>;
25
+
};
26
+
27
+
soc {
28
+
compatible = "simple-bus";
29
+
#address-cells = <1>;
30
+
#size-cells = <1>;
31
+
/* Exclude up to 2 GiB of RAM */
32
+
ranges = <0x80000000 0x80000000 0x80000000>;
33
+
34
+
uart0: serial@98007800 {
35
+
compatible = "snps,dw-apb-uart";
36
+
reg = <0x98007800 0x400>;
37
+
reg-shift = <2>;
38
+
reg-io-width = <4>;
39
+
clock-frequency = <27000000>;
40
+
status = "disabled";
41
+
};
42
+
43
+
uart1: serial@9801b200 {
44
+
compatible = "snps,dw-apb-uart";
45
+
reg = <0x9801b200 0x100>;
46
+
reg-shift = <2>;
47
+
reg-io-width = <4>;
48
+
clock-frequency = <432000000>;
49
+
status = "disabled";
50
+
};
51
+
52
+
uart2: serial@9801b400 {
53
+
compatible = "snps,dw-apb-uart";
54
+
reg = <0x9801b400 0x100>;
55
+
reg-shift = <2>;
56
+
reg-io-width = <4>;
57
+
clock-frequency = <432000000>;
58
+
status = "disabled";
59
+
};
60
+
61
+
gic: interrupt-controller@ff011000 {
62
+
compatible = "arm,gic-400";
63
+
reg = <0xff011000 0x1000>,
64
+
<0xff012000 0x2000>,
65
+
<0xff014000 0x2000>,
66
+
<0xff016000 0x2000>;
67
+
interrupts = <GIC_PPI 9 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>;
68
+
interrupt-controller;
69
+
#interrupt-cells = <3>;
70
+
};
71
+
};
72
+
};