ARM: dts: NSP: modify second CPU address

NSP B0 has a different address for the second core. Since there should
not be any Ax versions in the field, it should be safe to universally
change this.

Signed-off-by: Jon Mason <[e-mail]>
Signed-off-by: Florian Fainelli <[e-mail]>

arch/arm/boot/dts/bcm-nsp.dtsi

···
 			compatible = "arm,cortex-a9";
 			next-level-cache = <&L2>;
 			enable-method = "brcm,bcm-nsp-smp";
-			secondary-boot-reg = <0xffff042c>;
+			secondary-boot-reg = <0xffff0fec>;
 			reg = <0x1>;
 		};
 	};