tjh.dev
Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel
os
linux
Document: dt: binding: imx: update document for imx7d support
This part just add necessary change to boot imx7d.
Update clock, pinctrl and gpt for imx7d
Signed-off-by: Frank Li <Frank.Li@freescale.com>
Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
+40
+13
Documentation/devicetree/bindings/clock/imx7d-clock.txt
+13
Documentation/devicetree/bindings/clock/imx7d-clock.txt
···
1
+
* Clock bindings for Freescale i.MX7 Dual
2
+
3
+
Required properties:
4
+
- compatible: Should be "fsl,imx7d-ccm"
5
+
- reg: Address and length of the register set
6
+
- #clock-cells: Should be <1>
7
+
- clocks: list of clock specifiers, must contain an entry for each required
8
+
entry in clock-names
9
+
- clock-names: should include entries "ckil", "osc"
10
+
11
+
The clock consumer should specify the desired clock by having the clock
12
+
ID in its "clocks" phandle cell. See include/dt-bindings/clock/imx7d-clock.h
13
+
for the full list of i.MX7 Dual clock IDs.
+27
Documentation/devicetree/bindings/pinctrl/fsl,imx7d-pinctrl.txt
+27
Documentation/devicetree/bindings/pinctrl/fsl,imx7d-pinctrl.txt
···
1
+
* Freescale i.MX7 Dual IOMUX Controller
2
+
3
+
Please refer to fsl,imx-pinctrl.txt in this directory for common binding part
4
+
and usage.
5
+
6
+
Required properties:
7
+
- compatible: "fsl,imx7d-iomuxc"
8
+
- fsl,pins: each entry consists of 6 integers and represents the mux and config
9
+
setting for one pin. The first 5 integers <mux_reg conf_reg input_reg mux_val
10
+
input_val> are specified using a PIN_FUNC_ID macro, which can be found in
11
+
imx7d-pinfunc.h under device tree source folder. The last integer CONFIG is
12
+
the pad setting value like pull-up on this pin. Please refer to i.MX7 Dual
13
+
Reference Manual for detailed CONFIG settings.
14
+
15
+
CONFIG bits definition:
16
+
PAD_CTL_PUS_100K_DOWN (0 << 5)
17
+
PAD_CTL_PUS_5K_UP (1 << 5)
18
+
PAD_CTL_PUS_47K_UP (2 << 5)
19
+
PAD_CTL_PUS_100K_UP (3 << 5)
20
+
PAD_CTL_PUE (1 << 4)
21
+
PAD_CTL_HYS (1 << 3)
22
+
PAD_CTL_SRE_SLOW (1 << 2)
23
+
PAD_CTL_SRE_FAST (0 << 2)
24
+
PAD_CTL_DSE_X1 (0 << 0)
25
+
PAD_CTL_DSE_X2 (1 << 0)
26
+
PAD_CTL_DSE_X3 (2 << 0)
27
+
PAD_CTL_DSE_X4 (3 << 0)