Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
tjh.dev
kernel
os
linux
[ARM] 3417/1: add support for logicpd pxa270 card engine
Patch from Lennert Buytenhek
Add support for the LogicPD PXA270 Card Engine.
Signed-off-by: Lennert Buytenhek <buytenh@wantstofly.org>
Signed-off-by: Nicolas Pitre <nico@cam.org>
Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
authored by
Lennert Buytenhek
and committed by
Russell King
e9937d4b
fa5ebfcc
+5
arch/arm/mach-pxa/Kconfig
+5
arch/arm/mach-pxa/Kconfig
+1
arch/arm/mach-pxa/Makefile
+1
arch/arm/mach-pxa/Makefile
···
9
9
10
10
# Specific board support
11
11
obj-$(CONFIG_ARCH_LUBBOCK) += lubbock.o
12
+
obj-$(CONFIG_MACH_LOGICPD_PXA270) += lpd270.o
12
13
obj-$(CONFIG_MACH_MAINSTONE) += mainstone.o
13
14
obj-$(CONFIG_ARCH_PXA_IDP) += idp.o
14
15
obj-$(CONFIG_PXA_SHARP_C7xx) += corgi.o corgi_ssp.o corgi_lcd.o sharpsl_pm.o corgi_pm.o
+393
arch/arm/mach-pxa/lpd270.c
+393
arch/arm/mach-pxa/lpd270.c
···
1
+
/*
2
+
* linux/arch/arm/mach-pxa/lpd270.c
3
+
*
4
+
* Support for the LogicPD PXA270 Card Engine.
5
+
* Derived from the mainstone code, which carries these notices:
6
+
*
7
+
* Author: Nicolas Pitre
8
+
* Created: Nov 05, 2002
9
+
* Copyright: MontaVista Software Inc.
10
+
*
11
+
* This program is free software; you can redistribute it and/or modify
12
+
* it under the terms of the GNU General Public License version 2 as
13
+
* published by the Free Software Foundation.
14
+
*/
15
+
16
+
#include <linux/init.h>
17
+
#include <linux/platform_device.h>
18
+
#include <linux/sysdev.h>
19
+
#include <linux/interrupt.h>
20
+
#include <linux/sched.h>
21
+
#include <linux/bitops.h>
22
+
#include <linux/fb.h>
23
+
#include <linux/ioport.h>
24
+
#include <linux/mtd/mtd.h>
25
+
#include <linux/mtd/partitions.h>
26
+
27
+
#include <asm/types.h>
28
+
#include <asm/setup.h>
29
+
#include <asm/memory.h>
30
+
#include <asm/mach-types.h>
31
+
#include <asm/hardware.h>
32
+
#include <asm/irq.h>
33
+
#include <asm/sizes.h>
34
+
35
+
#include <asm/mach/arch.h>
36
+
#include <asm/mach/map.h>
37
+
#include <asm/mach/irq.h>
38
+
#include <asm/mach/flash.h>
39
+
40
+
#include <asm/arch/pxa-regs.h>
41
+
#include <asm/arch/lpd270.h>
42
+
#include <asm/arch/audio.h>
43
+
#include <asm/arch/pxafb.h>
44
+
#include <asm/arch/mmc.h>
45
+
#include <asm/arch/irda.h>
46
+
#include <asm/arch/ohci.h>
47
+
48
+
#include "generic.h"
49
+
50
+
51
+
static unsigned int lpd270_irq_enabled;
52
+
53
+
static void lpd270_mask_irq(unsigned int irq)
54
+
{
55
+
int lpd270_irq = irq - LPD270_IRQ(0);
56
+
57
+
__raw_writew(~(1 << lpd270_irq), LPD270_INT_STATUS);
58
+
59
+
lpd270_irq_enabled &= ~(1 << lpd270_irq);
60
+
__raw_writew(lpd270_irq_enabled, LPD270_INT_MASK);
61
+
}
62
+
63
+
static void lpd270_unmask_irq(unsigned int irq)
64
+
{
65
+
int lpd270_irq = irq - LPD270_IRQ(0);
66
+
67
+
lpd270_irq_enabled |= 1 << lpd270_irq;
68
+
__raw_writew(lpd270_irq_enabled, LPD270_INT_MASK);
69
+
}
70
+
71
+
static struct irqchip lpd270_irq_chip = {
72
+
.ack = lpd270_mask_irq,
73
+
.mask = lpd270_mask_irq,
74
+
.unmask = lpd270_unmask_irq,
75
+
};
76
+
77
+
static void lpd270_irq_handler(unsigned int irq, struct irqdesc *desc,
78
+
struct pt_regs *regs)
79
+
{
80
+
unsigned long pending;
81
+
82
+
pending = __raw_readw(LPD270_INT_STATUS) & lpd270_irq_enabled;
83
+
do {
84
+
GEDR(0) = GPIO_bit(0); /* clear useless edge notification */
85
+
if (likely(pending)) {
86
+
irq = LPD270_IRQ(0) + __ffs(pending);
87
+
desc = irq_desc + irq;
88
+
desc_handle_irq(irq, desc, regs);
89
+
90
+
pending = __raw_readw(LPD270_INT_STATUS) &
91
+
lpd270_irq_enabled;
92
+
}
93
+
} while (pending);
94
+
}
95
+
96
+
static void __init lpd270_init_irq(void)
97
+
{
98
+
int irq;
99
+
100
+
pxa_init_irq();
101
+
102
+
__raw_writew(0, LPD270_INT_MASK);
103
+
__raw_writew(0, LPD270_INT_STATUS);
104
+
105
+
/* setup extra LogicPD PXA270 irqs */
106
+
for (irq = LPD270_IRQ(2); irq <= LPD270_IRQ(4); irq++) {
107
+
set_irq_chip(irq, &lpd270_irq_chip);
108
+
set_irq_handler(irq, do_level_IRQ);
109
+
set_irq_flags(irq, IRQF_VALID | IRQF_PROBE);
110
+
}
111
+
set_irq_chained_handler(IRQ_GPIO(0), lpd270_irq_handler);
112
+
set_irq_type(IRQ_GPIO(0), IRQT_FALLING);
113
+
}
114
+
115
+
116
+
#ifdef CONFIG_PM
117
+
static int lpd270_irq_resume(struct sys_device *dev)
118
+
{
119
+
__raw_writew(lpd270_irq_enabled, LPD270_INT_MASK);
120
+
return 0;
121
+
}
122
+
123
+
static struct sysdev_class lpd270_irq_sysclass = {
124
+
set_kset_name("cpld_irq"),
125
+
.resume = lpd270_irq_resume,
126
+
};
127
+
128
+
static struct sys_device lpd270_irq_device = {
129
+
.cls = &lpd270_irq_sysclass,
130
+
};
131
+
132
+
static int __init lpd270_irq_device_init(void)
133
+
{
134
+
int ret = sysdev_class_register(&lpd270_irq_sysclass);
135
+
if (ret == 0)
136
+
ret = sysdev_register(&lpd270_irq_device);
137
+
return ret;
138
+
}
139
+
140
+
device_initcall(lpd270_irq_device_init);
141
+
#endif
142
+
143
+
144
+
static struct resource smc91x_resources[] = {
145
+
[0] = {
146
+
.start = LPD270_ETH_PHYS,
147
+
.end = (LPD270_ETH_PHYS + 0xfffff),
148
+
.flags = IORESOURCE_MEM,
149
+
},
150
+
[1] = {
151
+
.start = LPD270_ETHERNET_IRQ,
152
+
.end = LPD270_ETHERNET_IRQ,
153
+
.flags = IORESOURCE_IRQ,
154
+
},
155
+
};
156
+
157
+
static struct platform_device smc91x_device = {
158
+
.name = "smc91x",
159
+
.id = 0,
160
+
.num_resources = ARRAY_SIZE(smc91x_resources),
161
+
.resource = smc91x_resources,
162
+
};
163
+
164
+
static struct platform_device lpd270_audio_device = {
165
+
.name = "pxa2xx-ac97",
166
+
.id = -1,
167
+
};
168
+
169
+
static struct resource lpd270_flash_resources[] = {
170
+
[0] = {
171
+
.start = PXA_CS0_PHYS,
172
+
.end = PXA_CS0_PHYS + SZ_64M - 1,
173
+
.flags = IORESOURCE_MEM,
174
+
},
175
+
[1] = {
176
+
.start = PXA_CS1_PHYS,
177
+
.end = PXA_CS1_PHYS + SZ_64M - 1,
178
+
.flags = IORESOURCE_MEM,
179
+
},
180
+
};
181
+
182
+
static struct mtd_partition lpd270_flash0_partitions[] = {
183
+
{
184
+
.name = "Bootloader",
185
+
.size = 0x00040000,
186
+
.offset = 0,
187
+
.mask_flags = MTD_WRITEABLE /* force read-only */
188
+
}, {
189
+
.name = "Kernel",
190
+
.size = 0x00400000,
191
+
.offset = 0x00040000,
192
+
}, {
193
+
.name = "Filesystem",
194
+
.size = MTDPART_SIZ_FULL,
195
+
.offset = 0x00440000
196
+
},
197
+
};
198
+
199
+
static struct flash_platform_data lpd270_flash_data[2] = {
200
+
{
201
+
.name = "processor-flash",
202
+
.map_name = "cfi_probe",
203
+
.parts = lpd270_flash0_partitions,
204
+
.nr_parts = ARRAY_SIZE(lpd270_flash0_partitions),
205
+
}, {
206
+
.name = "mainboard-flash",
207
+
.map_name = "cfi_probe",
208
+
.parts = NULL,
209
+
.nr_parts = 0,
210
+
}
211
+
};
212
+
213
+
static struct platform_device lpd270_flash_device[2] = {
214
+
{
215
+
.name = "pxa2xx-flash",
216
+
.id = 0,
217
+
.dev = {
218
+
.platform_data = &lpd270_flash_data[0],
219
+
},
220
+
.resource = &lpd270_flash_resources[0],
221
+
.num_resources = 1,
222
+
}, {
223
+
.name = "pxa2xx-flash",
224
+
.id = 1,
225
+
.dev = {
226
+
.platform_data = &lpd270_flash_data[1],
227
+
},
228
+
.resource = &lpd270_flash_resources[1],
229
+
.num_resources = 1,
230
+
},
231
+
};
232
+
233
+
static void lpd270_backlight_power(int on)
234
+
{
235
+
if (on) {
236
+
pxa_gpio_mode(GPIO16_PWM0_MD);
237
+
pxa_set_cken(CKEN0_PWM0, 1);
238
+
PWM_CTRL0 = 0;
239
+
PWM_PWDUTY0 = 0x3ff;
240
+
PWM_PERVAL0 = 0x3ff;
241
+
} else {
242
+
PWM_CTRL0 = 0;
243
+
PWM_PWDUTY0 = 0x0;
244
+
PWM_PERVAL0 = 0x3FF;
245
+
pxa_set_cken(CKEN0_PWM0, 0);
246
+
}
247
+
}
248
+
249
+
/* 5.7" TFT QVGA (LoLo display number 1) */
250
+
static struct pxafb_mach_info sharp_lq057q3dc02 __initdata = {
251
+
.pixclock = 100000,
252
+
.xres = 240,
253
+
.yres = 320,
254
+
.bpp = 16,
255
+
.hsync_len = 64,
256
+
.left_margin = 0x27,
257
+
.right_margin = 0x09,
258
+
.vsync_len = 0x04,
259
+
.upper_margin = 0x08,
260
+
.lower_margin = 0x14,
261
+
.sync = 0,
262
+
.lccr0 = 0x07800080,
263
+
.lccr3 = 0x04400007,
264
+
.pxafb_backlight_power = lpd270_backlight_power,
265
+
};
266
+
267
+
/* 6.4" TFT VGA (LoLo display number 5) */
268
+
static struct pxafb_mach_info sharp_lq64d343 __initdata = {
269
+
.pixclock = 20000,
270
+
.xres = 640,
271
+
.yres = 480,
272
+
.bpp = 16,
273
+
.hsync_len = 49,
274
+
.left_margin = 0x89,
275
+
.right_margin = 0x19,
276
+
.vsync_len = 18,
277
+
.upper_margin = 0x22,
278
+
.lower_margin = 0,
279
+
.sync = FB_SYNC_HOR_HIGH_ACT | FB_SYNC_VERT_HIGH_ACT,
280
+
.lccr0 = 0x07800080,
281
+
.lccr3 = 0x04400001,
282
+
.pxafb_backlight_power = lpd270_backlight_power,
283
+
};
284
+
285
+
/* 3.5" TFT QVGA (LoLo display number 8) */
286
+
static struct pxafb_mach_info sharp_lq035q7db02_20 __initdata = {
287
+
.pixclock = 100000,
288
+
.xres = 240,
289
+
.yres = 320,
290
+
.bpp = 16,
291
+
.hsync_len = 0x34,
292
+
.left_margin = 0x09,
293
+
.right_margin = 0x09,
294
+
.vsync_len = 0x08,
295
+
.upper_margin = 0x05,
296
+
.lower_margin = 0x14,
297
+
.sync = 0,
298
+
.lccr0 = 0x07800080,
299
+
.lccr3 = 0x04400007,
300
+
.pxafb_backlight_power = lpd270_backlight_power,
301
+
};
302
+
303
+
static struct platform_device *platform_devices[] __initdata = {
304
+
&smc91x_device,
305
+
&lpd270_audio_device,
306
+
&lpd270_flash_device[0],
307
+
&lpd270_flash_device[1],
308
+
};
309
+
310
+
static int lpd270_ohci_init(struct device *dev)
311
+
{
312
+
/* setup Port1 GPIO pin. */
313
+
pxa_gpio_mode(88 | GPIO_ALT_FN_1_IN); /* USBHPWR1 */
314
+
pxa_gpio_mode(89 | GPIO_ALT_FN_2_OUT); /* USBHPEN1 */
315
+
316
+
/* Set the Power Control Polarity Low and Power Sense
317
+
Polarity Low to active low. */
318
+
UHCHR = (UHCHR | UHCHR_PCPL | UHCHR_PSPL) &
319
+
~(UHCHR_SSEP1 | UHCHR_SSEP2 | UHCHR_SSEP3 | UHCHR_SSE);
320
+
321
+
return 0;
322
+
}
323
+
324
+
static struct pxaohci_platform_data lpd270_ohci_platform_data = {
325
+
.port_mode = PMM_PERPORT_MODE,
326
+
.init = lpd270_ohci_init,
327
+
};
328
+
329
+
static void __init lpd270_init(void)
330
+
{
331
+
lpd270_flash_data[0].width = (BOOT_DEF & 1) ? 2 : 4;
332
+
lpd270_flash_data[1].width = 4;
333
+
334
+
/*
335
+
* System bus arbiter setting:
336
+
* - Core_Park
337
+
* - LCD_wt:DMA_wt:CORE_Wt = 2:3:4
338
+
*/
339
+
ARB_CNTRL = ARB_CORE_PARK | 0x234;
340
+
341
+
/*
342
+
* On LogicPD PXA270, we route AC97_SYSCLK via GPIO45.
343
+
*/
344
+
pxa_gpio_mode(GPIO45_SYSCLK_AC97_MD);
345
+
346
+
platform_add_devices(platform_devices, ARRAY_SIZE(platform_devices));
347
+
348
+
// set_pxa_fb_info(&sharp_lq057q3dc02);
349
+
set_pxa_fb_info(&sharp_lq64d343);
350
+
// set_pxa_fb_info(&sharp_lq035q7db02_20);
351
+
352
+
pxa_set_ohci_info(&lpd270_ohci_platform_data);
353
+
}
354
+
355
+
356
+
static struct map_desc lpd270_io_desc[] __initdata = {
357
+
{
358
+
.virtual = LPD270_CPLD_VIRT,
359
+
.pfn = __phys_to_pfn(LPD270_CPLD_PHYS),
360
+
.length = LPD270_CPLD_SIZE,
361
+
.type = MT_DEVICE,
362
+
},
363
+
};
364
+
365
+
static void __init lpd270_map_io(void)
366
+
{
367
+
pxa_map_io();
368
+
iotable_init(lpd270_io_desc, ARRAY_SIZE(lpd270_io_desc));
369
+
370
+
/* initialize sleep mode regs (wake-up sources, etc) */
371
+
PGSR0 = 0x00008800;
372
+
PGSR1 = 0x00000002;
373
+
PGSR2 = 0x0001FC00;
374
+
PGSR3 = 0x00001F81;
375
+
PWER = 0xC0000002;
376
+
PRER = 0x00000002;
377
+
PFER = 0x00000002;
378
+
379
+
/* for use I SRAM as framebuffer. */
380
+
PSLR |= 0x00000F04;
381
+
PCFR = 0x00000066;
382
+
}
383
+
384
+
MACHINE_START(LOGICPD_PXA270, "LogicPD PXA270 Card Engine")
385
+
/* Maintainer: Peter Barada */
386
+
.phys_io = 0x40000000,
387
+
.io_pg_offst = (io_p2v(0x40000000) >> 18) & 0xfffc,
388
+
.boot_params = 0xa0000100,
389
+
.map_io = lpd270_map_io,
390
+
.init_irq = lpd270_init_irq,
391
+
.timer = &pxa_timer,
392
+
.init_machine = lpd270_init,
393
+
MACHINE_END
+6
include/asm-arm/arch-pxa/irqs.h
+6
include/asm-arm/arch-pxa/irqs.h
···
176
176
#elif defined(CONFIG_SHARP_LOCOMO)
177
177
#define NR_IRQS (IRQ_LOCOMO_SPI_TEND + 1)
178
178
#elif defined(CONFIG_ARCH_LUBBOCK) || \
179
+
defined(CONFIG_MACH_LOGICPD_PXA270) || \
179
180
defined(CONFIG_MACH_MAINSTONE)
180
181
#define NR_IRQS (IRQ_BOARD_END)
181
182
#else
···
196
195
#define LUBBOCK_BB_IRQ LUBBOCK_IRQ(5)
197
196
#define LUBBOCK_USB_DISC_IRQ LUBBOCK_IRQ(6) /* usb disconnect */
198
197
#define LUBBOCK_LAST_IRQ LUBBOCK_IRQ(6)
198
+
199
+
#define LPD270_IRQ(x) (IRQ_BOARD_START + (x))
200
+
#define LPD270_USBC_IRQ LPD270_IRQ(2)
201
+
#define LPD270_ETHERNET_IRQ LPD270_IRQ(3)
202
+
#define LPD270_AC97_IRQ LPD270_IRQ(4)
199
203
200
204
#define MAINSTONE_IRQ(x) (IRQ_BOARD_START + (x))
201
205
#define MAINSTONE_MMC_IRQ MAINSTONE_IRQ(0)
+38
include/asm-arm/arch-pxa/lpd270.h
+38
include/asm-arm/arch-pxa/lpd270.h
···
1
+
/*
2
+
* include/asm-arm/arch-pxa/lpd270.h
3
+
*
4
+
* Author: Lennert Buytenhek
5
+
* Created: Feb 10, 2006
6
+
*
7
+
* This program is free software; you can redistribute it and/or modify
8
+
* it under the terms of the GNU General Public License version 2 as
9
+
* published by the Free Software Foundation.
10
+
*/
11
+
12
+
#ifndef __ASM_ARCH_LPD270_H
13
+
#define __ASM_ARCH_LPD270_H
14
+
15
+
#define LPD270_CPLD_PHYS PXA_CS2_PHYS
16
+
#define LPD270_CPLD_VIRT 0xf0000000
17
+
#define LPD270_CPLD_SIZE 0x00100000
18
+
19
+
#define LPD270_ETH_PHYS (PXA_CS2_PHYS + 0x01000000)
20
+
21
+
/* CPLD registers */
22
+
#define LPD270_CPLD_REG(x) ((unsigned long)(LPD270_CPLD_VIRT + (x)))
23
+
#define LPD270_CONTROL LPD270_CPLD_REG(0x00)
24
+
#define LPD270_PERIPHERAL0 LPD270_CPLD_REG(0x04)
25
+
#define LPD270_PERIPHERAL1 LPD270_CPLD_REG(0x08)
26
+
#define LPD270_CPLD_REVISION LPD270_CPLD_REG(0x14)
27
+
#define LPD270_EEPROM_SPI_ITF LPD270_CPLD_REG(0x20)
28
+
#define LPD270_MODE_PINS LPD270_CPLD_REG(0x24)
29
+
#define LPD270_EGPIO LPD270_CPLD_REG(0x30)
30
+
#define LPD270_INT_MASK LPD270_CPLD_REG(0x40)
31
+
#define LPD270_INT_STATUS LPD270_CPLD_REG(0x50)
32
+
33
+
#define LPD270_INT_AC97 (1 << 4) /* AC'97 CODEC IRQ */
34
+
#define LPD270_INT_ETHERNET (1 << 3) /* Ethernet controller IRQ */
35
+
#define LPD270_INT_USBC (1 << 2) /* USB client cable detection IRQ */
36
+
37
+
38
+
#endif