···2233The ARC HS can be configured with a pipeline performance monitor for counting44CPU and cache events like cache misses and hits. Like conventional PCT there55-are 100+ hardware conditions dynamically mapped to upto 32 counters.55+are 100+ hardware conditions dynamically mapped to up to 32 counters.66It also supports overflow interrupts.7788Required properties:
+1-1
Documentation/devicetree/bindings/arc/pct.txt
···2233The ARC700 can be configured with a pipeline performance monitor for counting44CPU and cache events like cache misses and hits. Like conventional PCT there55-are 100+ hardware conditions dynamically mapped to upto 32 counters55+are 100+ hardware conditions dynamically mapped to up to 32 counters6677Note that:88 * The ARC 700 PCT does not support interrupts; although HW events may be