Linux kernel mirror (for testing) git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel os linux

dt-bindings: clock: imx8m: document nominal/overdrive properties

The imx8m-clock.yaml binding covers the clock controller inside all
of the i.MX8M Q/M/N/P SoCs. All of them have in common that they
support two operating modes: nominal and overdrive mode.

While the overdrive mode allows for higher frequencies for many IPs,
the nominal mode needs a lower SoC voltage, thereby reducing
heat generation and power usage.

As increasing clock rates beyond the maximum permitted by the supplied
SoC voltage can lead to difficult to debug issues, device tree consumers
would benefit from knowing what mode is active to enforce the clock rate
limits that come with it.

To facilitate this, extend the clock controller bindings with an
optional fsl,operating-mode property. This intentionally allows the
absence of the property, because there is no default suitable for all
boards:

For i.MX8M Mini and Nano, the kernel SoC DTSIs has assigned-clock-rates
that are all achievable in nominal mode. For i.MX8MP, there are some
rates only validated for overdrive mode.

But even for the i.MX8M Mini/Nano boards, we don't know what rates they
may configure at runtime, so it has not been possible so far to infer from
just the device tree what the mode is.

Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Signed-off-by: Ahmad Fatoum <a.fatoum@pengutronix.de>
Link: https://lore.kernel.org/r/20250218-imx8m-clk-v4-1-b7697dc2dcd0@pengutronix.de
Signed-off-by: Abel Vesa <abel.vesa@linaro.org>

authored by

Ahmad Fatoum and committed by
Abel Vesa
d5992f1a 91be7d27

+8
+8
Documentation/devicetree/bindings/clock/imx8m-clock.yaml
··· 43 43 ID in its "clocks" phandle cell. See include/dt-bindings/clock/imx8m-clock.h 44 44 for the full list of i.MX8M clock IDs. 45 45 46 + fsl,operating-mode: 47 + $ref: /schemas/types.yaml#/definitions/string 48 + enum: [nominal, overdrive] 49 + description: 50 + The operating mode of the SoC. This affects the maximum clock rates that 51 + can safely be configured by the clock controller. 52 + 46 53 required: 47 54 - compatible 48 55 - reg ··· 116 109 <&clk_ext3>, <&clk_ext4>; 117 110 clock-names = "osc_32k", "osc_24m", "clk_ext1", "clk_ext2", 118 111 "clk_ext3", "clk_ext4"; 112 + fsl,operating-mode = "nominal"; 119 113 }; 120 114 121 115 - |