tjh.dev
Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel
os
linux
arm64: dts: renesas: r8a779f0: Add CMT support
This patch adds CMT{0|1|2|3} device nodes for R-Car S4-8 (r8a779f0) SoC.
Signed-off-by: Wolfram Sang <wsa+renesas@sang-engineering.com>
Link: https://lore.kernel.org/r/20220713101447.3804-3-wsa+renesas@sang-engineering.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
authored by
Wolfram Sang
and committed by
Geert Uytterhoeven
d227fcc3
1ada3e53
+70
+70
arch/arm64/boot/dts/renesas/r8a779f0.dtsi
+70
arch/arm64/boot/dts/renesas/r8a779f0.dtsi
···
301
301
#interrupt-cells = <2>;
302
302
};
303
303
304
+
cmt0: timer@e60f0000 {
305
+
compatible = "renesas,r8a779f0-cmt0",
306
+
"renesas,rcar-gen4-cmt0";
307
+
reg = <0 0xe60f0000 0 0x1004>;
308
+
interrupts = <GIC_SPI 448 IRQ_TYPE_LEVEL_HIGH>,
309
+
<GIC_SPI 449 IRQ_TYPE_LEVEL_HIGH>;
310
+
clocks = <&cpg CPG_MOD 910>;
311
+
clock-names = "fck";
312
+
power-domains = <&sysc R8A779F0_PD_ALWAYS_ON>;
313
+
resets = <&cpg 910>;
314
+
status = "disabled";
315
+
};
316
+
317
+
cmt1: timer@e6130000 {
318
+
compatible = "renesas,r8a779f0-cmt1",
319
+
"renesas,rcar-gen4-cmt1";
320
+
reg = <0 0xe6130000 0 0x1004>;
321
+
interrupts = <GIC_SPI 450 IRQ_TYPE_LEVEL_HIGH>,
322
+
<GIC_SPI 451 IRQ_TYPE_LEVEL_HIGH>,
323
+
<GIC_SPI 452 IRQ_TYPE_LEVEL_HIGH>,
324
+
<GIC_SPI 453 IRQ_TYPE_LEVEL_HIGH>,
325
+
<GIC_SPI 454 IRQ_TYPE_LEVEL_HIGH>,
326
+
<GIC_SPI 455 IRQ_TYPE_LEVEL_HIGH>,
327
+
<GIC_SPI 456 IRQ_TYPE_LEVEL_HIGH>,
328
+
<GIC_SPI 457 IRQ_TYPE_LEVEL_HIGH>;
329
+
clocks = <&cpg CPG_MOD 911>;
330
+
clock-names = "fck";
331
+
power-domains = <&sysc R8A779F0_PD_ALWAYS_ON>;
332
+
resets = <&cpg 911>;
333
+
status = "disabled";
334
+
};
335
+
336
+
cmt2: timer@e6140000 {
337
+
compatible = "renesas,r8a779f0-cmt1",
338
+
"renesas,rcar-gen4-cmt1";
339
+
reg = <0 0xe6140000 0 0x1004>;
340
+
interrupts = <GIC_SPI 458 IRQ_TYPE_LEVEL_HIGH>,
341
+
<GIC_SPI 459 IRQ_TYPE_LEVEL_HIGH>,
342
+
<GIC_SPI 460 IRQ_TYPE_LEVEL_HIGH>,
343
+
<GIC_SPI 461 IRQ_TYPE_LEVEL_HIGH>,
344
+
<GIC_SPI 462 IRQ_TYPE_LEVEL_HIGH>,
345
+
<GIC_SPI 463 IRQ_TYPE_LEVEL_HIGH>,
346
+
<GIC_SPI 464 IRQ_TYPE_LEVEL_HIGH>,
347
+
<GIC_SPI 465 IRQ_TYPE_LEVEL_HIGH>;
348
+
clocks = <&cpg CPG_MOD 912>;
349
+
clock-names = "fck";
350
+
power-domains = <&sysc R8A779F0_PD_ALWAYS_ON>;
351
+
resets = <&cpg 912>;
352
+
status = "disabled";
353
+
};
354
+
355
+
cmt3: timer@e6148000 {
356
+
compatible = "renesas,r8a779f0-cmt1",
357
+
"renesas,rcar-gen4-cmt1";
358
+
reg = <0 0xe6148000 0 0x1004>;
359
+
interrupts = <GIC_SPI 466 IRQ_TYPE_LEVEL_HIGH>,
360
+
<GIC_SPI 467 IRQ_TYPE_LEVEL_HIGH>,
361
+
<GIC_SPI 468 IRQ_TYPE_LEVEL_HIGH>,
362
+
<GIC_SPI 469 IRQ_TYPE_LEVEL_HIGH>,
363
+
<GIC_SPI 470 IRQ_TYPE_LEVEL_HIGH>,
364
+
<GIC_SPI 471 IRQ_TYPE_LEVEL_HIGH>,
365
+
<GIC_SPI 472 IRQ_TYPE_LEVEL_HIGH>,
366
+
<GIC_SPI 473 IRQ_TYPE_LEVEL_HIGH>;
367
+
clocks = <&cpg CPG_MOD 913>;
368
+
clock-names = "fck";
369
+
power-domains = <&sysc R8A779F0_PD_ALWAYS_ON>;
370
+
resets = <&cpg 913>;
371
+
status = "disabled";
372
+
};
373
+
304
374
cpg: clock-controller@e6150000 {
305
375
compatible = "renesas,r8a779f0-cpg-mssr";
306
376
reg = <0 0xe6150000 0 0x4000>;