tjh.dev
Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel
os
linux
drm/amdgpu: add uvd enc registers in header
Add UVD encode write/read/size/base registers definition for uvd6.3 HEVC ecoding
Signed-off-by: James Zhu <James.Zhu@amd.com>
Reviewed-and-Tested-by: Leo Liu <leo.liu@amd.com>
Reviewed-by: Christian König <christian.koenig@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
authored by
James Zhu
and committed by
Alex Deucher
d0e62855
4b6aca2f
+15
+15
drivers/gpu/drm/amd/include/asic_reg/uvd/uvd_6_0_d.h
+15
drivers/gpu/drm/amd/include/asic_reg/uvd/uvd_6_0_d.h
···
36
36
#define mmUVD_UDEC_DBW_ADDR_CONFIG 0x3bd5
37
37
#define mmUVD_POWER_STATUS_U 0x3bfd
38
38
#define mmUVD_NO_OP 0x3bff
39
+
#define mmUVD_RB_BASE_LO2 0x3c21
40
+
#define mmUVD_RB_BASE_HI2 0x3c22
41
+
#define mmUVD_RB_SIZE2 0x3c23
42
+
#define mmUVD_RB_RPTR2 0x3c24
43
+
#define mmUVD_RB_WPTR2 0x3c25
44
+
#define mmUVD_RB_BASE_LO 0x3c26
45
+
#define mmUVD_RB_BASE_HI 0x3c27
46
+
#define mmUVD_RB_SIZE 0x3c28
47
+
#define mmUVD_RB_RPTR 0x3c29
48
+
#define mmUVD_RB_WPTR 0x3c2a
39
49
#define mmUVD_LMI_RBC_RB_64BIT_BAR_LOW 0x3c69
40
50
#define mmUVD_LMI_RBC_RB_64BIT_BAR_HIGH 0x3c68
41
51
#define mmUVD_LMI_RBC_IB_64BIT_BAR_LOW 0x3c67
···
53
43
#define mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW 0x3c5f
54
44
#define mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH 0x3c5e
55
45
#define mmUVD_SEMA_CNTL 0x3d00
46
+
#define mmUVD_RB_WPTR3 0x3d1c
47
+
#define mmUVD_RB_RPTR3 0x3d1b
48
+
#define mmUVD_RB_BASE_LO3 0x3d1d
49
+
#define mmUVD_RB_BASE_HI3 0x3d1e
50
+
#define mmUVD_RB_SIZE3 0x3d1f
56
51
#define mmUVD_LMI_EXT40_ADDR 0x3d26
57
52
#define mmUVD_CTX_INDEX 0x3d28
58
53
#define mmUVD_CTX_DATA 0x3d29