tjh.dev
Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel
os
linux
Merge tag 'loongarch-fixes-5.19-2' of git://git.kernel.org/pub/scm/linux/kernel/git/chenhuacai/linux-loongson
Pull LoongArch fixes from Huacai Chen:
"Add missing ELF_DETAILS in vmlinux.lds.S and fix document rendering"
* tag 'loongarch-fixes-5.19-2' of git://git.kernel.org/pub/scm/linux/kernel/git/chenhuacai/linux-loongson:
docs/zh_CN/LoongArch: Fix notes rendering by using reST directives
docs/LoongArch: Fix notes rendering by using reST directives
LoongArch: vmlinux.lds.S: Add missing ELF_DETAILS
+39
-27
+9
-6
Documentation/loongarch/introduction.rst
+9
-6
Documentation/loongarch/introduction.rst
···
45
45
``$r23``-``$r31`` ``$s0``-``$s8`` Static registers Yes
46
46
================= =============== =================== ============
47
47
48
-
Note: The register ``$r21`` is reserved in the ELF psABI, but used by the Linux
49
-
kernel for storing the percpu base address. It normally has no ABI name, but is
50
-
called ``$u0`` in the kernel. You may also see ``$v0`` or ``$v1`` in some old code,
51
-
however they are deprecated aliases of ``$a0`` and ``$a1`` respectively.
48
+
.. Note::
49
+
The register ``$r21`` is reserved in the ELF psABI, but used by the Linux
50
+
kernel for storing the percpu base address. It normally has no ABI name,
51
+
but is called ``$u0`` in the kernel. You may also see ``$v0`` or ``$v1``
52
+
in some old code,however they are deprecated aliases of ``$a0`` and ``$a1``
53
+
respectively.
52
54
53
55
FPRs
54
56
----
···
71
69
``$f24``-``$f31`` ``$fs0``-``$fs7`` Static registers Yes
72
70
================= ================== =================== ============
73
71
74
-
Note: You may see ``$fv0`` or ``$fv1`` in some old code, however they are deprecated
75
-
aliases of ``$fa0`` and ``$fa1`` respectively.
72
+
.. Note::
73
+
You may see ``$fv0`` or ``$fv1`` in some old code, however they are
74
+
deprecated aliases of ``$fa0`` and ``$fa1`` respectively.
76
75
77
76
VRs
78
77
----
+13
-9
Documentation/loongarch/irq-chip-model.rst
+13
-9
Documentation/loongarch/irq-chip-model.rst
···
145
145
146
146
https://github.com/loongson/LoongArch-Documentation/releases/latest/download/Loongson-7A1000-usermanual-2.00-EN.pdf (in English)
147
147
148
-
Note: CPUINTC is CSR.ECFG/CSR.ESTAT and its interrupt controller described
149
-
in Section 7.4 of "LoongArch Reference Manual, Vol 1"; LIOINTC is "Legacy I/O
150
-
Interrupts" described in Section 11.1 of "Loongson 3A5000 Processor Reference
151
-
Manual"; EIOINTC is "Extended I/O Interrupts" described in Section 11.2 of
152
-
"Loongson 3A5000 Processor Reference Manual"; HTVECINTC is "HyperTransport
153
-
Interrupts" described in Section 14.3 of "Loongson 3A5000 Processor Reference
154
-
Manual"; PCH-PIC/PCH-MSI is "Interrupt Controller" described in Section 5 of
155
-
"Loongson 7A1000 Bridge User Manual"; PCH-LPC is "LPC Interrupts" described in
156
-
Section 24.3 of "Loongson 7A1000 Bridge User Manual".
148
+
.. Note::
149
+
- CPUINTC is CSR.ECFG/CSR.ESTAT and its interrupt controller described
150
+
in Section 7.4 of "LoongArch Reference Manual, Vol 1";
151
+
- LIOINTC is "Legacy I/OInterrupts" described in Section 11.1 of
152
+
"Loongson 3A5000 Processor Reference Manual";
153
+
- EIOINTC is "Extended I/O Interrupts" described in Section 11.2 of
154
+
"Loongson 3A5000 Processor Reference Manual";
155
+
- HTVECINTC is "HyperTransport Interrupts" described in Section 14.3 of
156
+
"Loongson 3A5000 Processor Reference Manual";
157
+
- PCH-PIC/PCH-MSI is "Interrupt Controller" described in Section 5 of
158
+
"Loongson 7A1000 Bridge User Manual";
159
+
- PCH-LPC is "LPC Interrupts" described in Section 24.3 of
160
+
"Loongson 7A1000 Bridge User Manual".
+8
-6
Documentation/translations/zh_CN/loongarch/introduction.rst
+8
-6
Documentation/translations/zh_CN/loongarch/introduction.rst
···
46
46
``$r23``-``$r31`` ``$s0``-``$s8`` 静态寄存器 是
47
47
================= =============== =================== ==========
48
48
49
-
注意：``$r21``寄存器在ELF psABI中保留未使用，但是在Linux内核用于保存每CPU
50
-
变量基地址。该寄存器没有ABI命名，不过在内核中称为``$u0``。在一些遗留代码
51
-
中有时可能见到``$v0``和``$v1``，它们是``$a0``和``$a1``的别名，属于已经废弃
52
-
的用法。
49
+
.. note::
50
+
注意： ``$r21`` 寄存器在ELF psABI中保留未使用，但是在Linux内核用于保
51
+
存每CPU变量基地址。该寄存器没有ABI命名，不过在内核中称为 ``$u0`` 。在
52
+
一些遗留代码中有时可能见到 ``$v0`` 和 ``$v1`` ，它们是 ``$a0`` 和
53
+
``$a1`` 的别名，属于已经废弃的用法。
53
54
54
55
浮点寄存器
55
56
----------
···
69
68
``$f24``-``$f31`` ``$fs0``-``$fs7`` 静态寄存器 是
70
69
================= ================== =================== ==========
71
70
72
-
注意：在一些遗留代码中有时可能见到 ``$v0`` 和 ``$v1`` ，它们是 ``$a0``
73
-
和 ``$a1`` 的别名，属于已经废弃的用法。
71
+
.. note::
72
+
注意：在一些遗留代码中有时可能见到 ``$v0`` 和 ``$v1`` ，它们是
73
+
``$a0`` 和 ``$a1`` 的别名，属于已经废弃的用法。
74
74
75
75
76
76
向量寄存器
+8
-6
Documentation/translations/zh_CN/loongarch/irq-chip-model.rst
+8
-6
Documentation/translations/zh_CN/loongarch/irq-chip-model.rst
···
147
147
148
148
https://github.com/loongson/LoongArch-Documentation/releases/latest/download/Loongson-7A1000-usermanual-2.00-EN.pdf (英文版)
149
149
150
-
注：CPUINTC即《龙芯架构参考手册卷一》第7.4节所描述的CSR.ECFG/CSR.ESTAT寄存器及其中断
151
-
控制逻辑；LIOINTC即《龙芯3A5000处理器使用手册》第11.1节所描述的“传统I/O中断”；EIOINTC
152
-
即《龙芯3A5000处理器使用手册》第11.2节所描述的“扩展I/O中断”；HTVECINTC即《龙芯3A5000
153
-
处理器使用手册》第14.3节所描述的“HyperTransport中断”；PCH-PIC/PCH-MSI即《龙芯7A1000桥
154
-
片用户手册》第5章所描述的“中断控制器”；PCH-LPC即《龙芯7A1000桥片用户手册》第24.3节所
155
-
描述的“LPC中断”。
150
+
.. note::
151
+
- CPUINTC：即《龙芯架构参考手册卷一》第7.4节所描述的CSR.ECFG/CSR.ESTAT寄存器及其
152
+
中断控制逻辑；
153
+
- LIOINTC：即《龙芯3A5000处理器使用手册》第11.1节所描述的“传统I/O中断”；
154
+
- EIOINTC：即《龙芯3A5000处理器使用手册》第11.2节所描述的“扩展I/O中断”；
155
+
- HTVECINTC：即《龙芯3A5000处理器使用手册》第14.3节所描述的“HyperTransport中断”；
156
+
- PCH-PIC/PCH-MSI：即《龙芯7A1000桥片用户手册》第5章所描述的“中断控制器”；
157
+
- PCH-LPC：即《龙芯7A1000桥片用户手册》第24.3节所描述的“LPC中断”。