Linux kernel mirror (for testing) git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel os linux

usb: Spelling s/enpoint/endpoint/

Fix misspellings of "endpoint".

Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Acked-by: Li Yang <leoyang.li@nxp.com>
Acked-by: Minas Harutyunyan <hminas@synopsys.com>
Link: https://lore.kernel.org/r/20191024152833.30698-1-geert+renesas@glider.be
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>

authored by

Geert Uytterhoeven and committed by
Greg Kroah-Hartman
c1aa81da cd7da3bc

+5 -5
+1 -1
drivers/usb/dwc2/core.h
··· 134 134 * @target_frame: Targeted frame num to setup next ISOC transfer 135 135 * @frame_overrun: Indicates SOF number overrun in DSTS 136 136 * 137 - * This is the driver's state for each registered enpoint, allowing it 137 + * This is the driver's state for each registered endpoint, allowing it 138 138 * to keep track of transactions that need doing. Each endpoint has a 139 139 * lock to protect the state, to try and avoid using an overall lock 140 140 * for the host controller as much as possible.
+2 -2
drivers/usb/gadget/udc/fsl_qe_udc.h
··· 333 333 u32 resume_state; /* USB state to resume*/ 334 334 u32 usb_state; /* USB current state */ 335 335 u32 usb_next_state; /* USB next state */ 336 - u32 ep0_state; /* Enpoint zero state */ 337 - u32 ep0_dir; /* Enpoint zero direction: can be 336 + u32 ep0_state; /* Endpoint zero state */ 337 + u32 ep0_dir; /* Endpoint zero direction: can be 338 338 USB_DIR_IN or USB_DIR_OUT*/ 339 339 u32 usb_sof_count; /* SOF count */ 340 340 u32 errors; /* USB ERRORs count */
+1 -1
drivers/usb/gadget/udc/mv_u3d.h
··· 138 138 u32 doorbell; /* doorbell register */ 139 139 }; 140 140 141 - /* control enpoint enable registers */ 141 + /* control endpoint enable registers */ 142 142 struct epxcr { 143 143 u32 epxoutcr0; /* ep out control 0 register */ 144 144 u32 epxoutcr1; /* ep out control 1 register */
+1 -1
drivers/usb/musb/musb_gadget.c
··· 1315 1315 } 1316 1316 1317 1317 /* 1318 - * Set or clear the halt bit of an endpoint. A halted enpoint won't tx/rx any 1318 + * Set or clear the halt bit of an endpoint. A halted endpoint won't tx/rx any 1319 1319 * data but will queue requests. 1320 1320 * 1321 1321 * exported to ep0 code