[PATCH] x86_64: Set ____cacheline_maxaligned_in_smp alignment to 128 bytes

The current value was correct before the introduction of Intel EM64T support -
but now L1_CACHE_SHIFT_MAX can be less than L1_CACHE_SHIFT, which _is_ funny!

Between the few users of ____cacheline_maxaligned_in_smp, we also have (for
example) rcu_ctrlblk, and struct zone, with zone->{lru_,}lock. I.e. we have
a lot of excess cacheline bouncing on them.

No correctness issues, obviously. So this could even be merged for 2.6.14
(I'm not a fan of this idea, though).

CC: Andi Kleen <[e-mail]>
Signed-off-by: Paolo 'Blaisorblade' Giarrusso <[e-mail]>
Signed-off-by: Andrew Morton <[e-mail]>
Signed-off-by: Andi Kleen <[e-mail]>
Signed-off-by: Linus Torvalds <[e-mail]>

include/asm-x86_64/cache.h

···
 /* L1 cache line size */
 #define L1_CACHE_SHIFT	(CONFIG_X86_L1_CACHE_SHIFT)
 #define L1_CACHE_BYTES	(1 << L1_CACHE_SHIFT)
-#define L1_CACHE_SHIFT_MAX 6	/* largest L1 which this arch supports */
+#define L1_CACHE_SHIFT_MAX 7	/* largest L1 which this arch supports */
 
 #endif