tjh.dev
Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel
os
linux
spi: dt-bindings: stm32: update bindings with SPI Rx DMA-MDMA chaining
Add MDMA channel, and new sram property which are mandatory to enable
SPI Rx DMA-MDMA chaining.
Signed-off-by: Clément Le Goffic <clement.legoffic@foss.st.com>
Link: https://patch.msgid.link/20250616-spi-upstream-v1-3-7e8593f3f75d@foss.st.com
Signed-off-by: Mark Brown <broonie@kernel.org>
authored by
Clément Le Goffic
and committed by
Mark Brown
bd60f94a
4956bf44
+46
-2
+46
-2
Documentation/devicetree/bindings/spi/st,stm32-spi.yaml
+46
-2
Documentation/devicetree/bindings/spi/st,stm32-spi.yaml
···
18
18
19
19
allOf:
20
20
- $ref: spi-controller.yaml#
21
+
- if:
22
+
properties:
23
+
compatible:
24
+
contains:
25
+
const: st,stm32f4-spi
26
+
27
+
then:
28
+
properties:
29
+
st,spi-midi-ns: false
30
+
sram: false
31
+
dmas:
32
+
maxItems: 2
33
+
dma-names:
34
+
items:
35
+
- const: rx
36
+
- const: tx
37
+
38
+
- if:
39
+
properties:
40
+
compatible:
41
+
contains:
42
+
const: st,stm32mp25-spi
43
+
44
+
then:
45
+
properties:
46
+
sram: false
47
+
dmas:
48
+
maxItems: 2
49
+
dma-names:
50
+
items:
51
+
- const: rx
52
+
- const: tx
21
53
22
54
properties:
23
55
compatible:
···
73
41
74
42
dmas:
75
43
description: |
76
-
DMA specifiers for tx and rx dma. DMA fifo mode must be used. See
77
-
the STM32 DMA controllers bindings Documentation/devicetree/bindings/dma/stm32/*.yaml.
44
+
DMA specifiers for tx and rx channels. DMA fifo mode must be used. See
45
+
the STM32 DMA bindings Documentation/devicetree/bindings/dma/stm32/st,*dma.yaml
46
+
minItems: 2
78
47
items:
79
48
- description: rx DMA channel
80
49
- description: tx DMA channel
50
+
- description: rxm2m MDMA channel
81
51
82
52
dma-names:
53
+
minItems: 2
83
54
items:
84
55
- const: rx
85
56
- const: tx
57
+
- const: rxm2m
58
+
59
+
sram:
60
+
$ref: /schemas/types.yaml#/definitions/phandle
61
+
description: |
62
+
Phandles to a reserved SRAM region which is used as temporary
63
+
storage memory between DMA and MDMA engines.
64
+
The region should be defined as child node of the AHB SRAM node
65
+
as per the generic bindings in Documentation/devicetree/bindings/sram/sram.yaml
86
66
87
67
access-controllers:
88
68
minItems: 1