tjh.dev
Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel
os
linux
phy: qcom-qmp: pcs-pcie: Add v6.20 register offsets
The new SM8550 SoC bumps up the HW version of QMP phy to v6.20 for
PCIE g4x2. Add the new PCS PCIE specific offsets in a dedicated
header file.
Signed-off-by: Abel Vesa <abel.vesa@linaro.org>
Reviewed-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org>
Link: https://lore.kernel.org/r/20230208180020.2761766-6-abel.vesa@linaro.org
Signed-off-by: Vinod Koul <vkoul@kernel.org>
authored by
Abel Vesa
and committed by
Vinod Koul
baf172cc
354fc6c5
+24
+1
drivers/phy/qualcomm/phy-qcom-qmp-pcie.c
+1
drivers/phy/qualcomm/phy-qcom-qmp-pcie.c
+23
drivers/phy/qualcomm/phy-qcom-qmp-pcs-pcie-v6_20.h
+23
drivers/phy/qualcomm/phy-qcom-qmp-pcs-pcie-v6_20.h
···
1
+
/* SPDX-License-Identifier: GPL-2.0 */
2
+
/*
3
+
* Copyright (c) 2023, Linaro Limited
4
+
*/
5
+
6
+
#ifndef QCOM_PHY_QMP_PCS_PCIE_V6_20_H_
7
+
#define QCOM_PHY_QMP_PCS_PCIE_V6_20_H_
8
+
9
+
/* Only for QMP V6_20 PHY - PCIE have different offsets than V5 */
10
+
#define QPHY_PCIE_V6_20_PCS_POWER_STATE_CONFIG2 0x00c
11
+
#define QPHY_PCIE_V6_20_PCS_TX_RX_CONFIG 0x018
12
+
#define QPHY_PCIE_V6_20_PCS_ENDPOINT_REFCLK_DRIVE 0x01c
13
+
#define QPHY_PCIE_V6_20_PCS_OSC_DTCT_ATCIONS 0x090
14
+
#define QPHY_PCIE_V6_20_PCS_EQ_CONFIG1 0x0a0
15
+
#define QPHY_PCIE_V6_20_PCS_EQ_CONFIG5 0x108
16
+
#define QPHY_PCIE_V6_20_PCS_G4_PRE_GAIN 0x15c
17
+
#define QPHY_PCIE_V6_20_PCS_RX_MARGINING_CONFIG1 0x17c
18
+
#define QPHY_PCIE_V6_20_PCS_RX_MARGINING_CONFIG3 0x184
19
+
#define QPHY_PCIE_V6_20_PCS_RX_MARGINING_CONFIG5 0x18c
20
+
#define QPHY_PCIE_V6_20_PCS_G3_FOM_EQ_CONFIG5 0x1ac
21
+
#define QPHY_PCIE_V6_20_PCS_G4_FOM_EQ_CONFIG5 0x1c0
22
+
23
+
#endif