···252252void dce6_hdmi_audio_set_dto(struct radeon_device *rdev,253253 struct radeon_crtc *crtc, unsigned int clock)254254{255255- /* Two dtos; generally use dto0 for HDMI */255255+ /* Two dtos; generally use dto0 for HDMI */256256 u32 value = 0;257257258258- if (crtc)258258+ if (crtc)259259 value |= DCCG_AUDIO_DTO0_SOURCE_SEL(crtc->crtc_id);260260261261 WREG32(DCCG_AUDIO_DTO_SOURCE, value);262262263263- /* Express [24MHz / target pixel clock] as an exact rational264264- * number (coefficient of two integer numbers. DCCG_AUDIO_DTOx_PHASE265265- * is the numerator, DCCG_AUDIO_DTOx_MODULE is the denominator266266- */267267- WREG32(DCCG_AUDIO_DTO0_PHASE, 24000);268268- WREG32(DCCG_AUDIO_DTO0_MODULE, clock);263263+ /* Express [24MHz / target pixel clock] as an exact rational264264+ * number (coefficient of two integer numbers. DCCG_AUDIO_DTOx_PHASE265265+ * is the numerator, DCCG_AUDIO_DTOx_MODULE is the denominator266266+ */267267+ WREG32(DCCG_AUDIO_DTO0_PHASE, 24000);268268+ WREG32(DCCG_AUDIO_DTO0_MODULE, clock);269269}270270271271void dce6_dp_audio_set_dto(struct radeon_device *rdev,272272 struct radeon_crtc *crtc, unsigned int clock)273273{274274- /* Two dtos; generally use dto1 for DP */274274+ /* Two dtos; generally use dto1 for DP */275275 u32 value = 0;276276 value |= DCCG_AUDIO_DTO_SEL;277277278278- if (crtc)278278+ if (crtc)279279 value |= DCCG_AUDIO_DTO0_SOURCE_SEL(crtc->crtc_id);280280281281 WREG32(DCCG_AUDIO_DTO_SOURCE, value);282282283283- /* Express [24MHz / target pixel clock] as an exact rational284284- * number (coefficient of two integer numbers. DCCG_AUDIO_DTOx_PHASE285285- * is the numerator, DCCG_AUDIO_DTOx_MODULE is the denominator286286- */287287- WREG32(DCCG_AUDIO_DTO1_PHASE, 24000);288288- WREG32(DCCG_AUDIO_DTO1_MODULE, clock);283283+ /* Express [24MHz / target pixel clock] as an exact rational284284+ * number (coefficient of two integer numbers. DCCG_AUDIO_DTOx_PHASE285285+ * is the numerator, DCCG_AUDIO_DTOx_MODULE is the denominator286286+ */287287+ WREG32(DCCG_AUDIO_DTO1_PHASE, 24000);288288+ WREG32(DCCG_AUDIO_DTO1_MODULE, clock);289289}290290291291void dce6_dp_enable(struct drm_encoder *encoder, bool enable)