tjh.dev
Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel
os
linux
Staging: emxx_udc: emxx_udc: Add space around operator.
Add space around operator.This patch is found by checkpatch.pl script.
Signed-off-by: Sandhya Bankar <bankarsandhya512@gmail.com>
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
authored by
Sandhya Bankar
and committed by
Greg Kroah-Hartman
b6d3b457
abe34174
+20
-20
+20
-20
drivers/staging/emxx_udc/emxx_udc.h
+20
-20
drivers/staging/emxx_udc/emxx_udc.h
···
97
97
#define BIT30 0x40000000
98
98
#define BIT31 0x80000000
99
99
100
-
#define TEST_FORCE_ENABLE (BIT18+BIT16)
100
+
#define TEST_FORCE_ENABLE (BIT18 + BIT16)
101
101
102
102
#define INT_SEL BIT10
103
103
#define CONSTFS BIT09
···
125
125
/*------- (0x0008) USB Address Register */
126
126
#define USB_ADDR 0x007F0000
127
127
#define SOF_STATUS BIT15
128
-
#define UFRAME (BIT14+BIT13+BIT12)
128
+
#define UFRAME (BIT14 + BIT13 + BIT12)
129
129
#define FRAME 0x000007FF
130
130
131
131
#define USB_ADRS_SHIFT 16
132
132
133
133
/*------- (0x000C) UTMI Characteristic 1 Register */
134
-
#define SQUSET (BIT07+BIT06+BIT05+BIT04)
134
+
#define SQUSET (BIT07 + BIT06 + BIT05 + BIT04)
135
135
136
-
#define USB_SQUSET (BIT06+BIT05+BIT04)
136
+
#define USB_SQUSET (BIT06 + BIT05 + BIT04)
137
137
138
138
/*------- (0x0010) TEST Control Register */
139
139
#define FORCEHS BIT02
···
196
196
#define RSUM_EN BIT01
197
197
198
198
#define USB_INT_EN_BIT \
199
-
(EP0_EN|SPEED_MODE_EN|USB_RST_EN|SPND_EN|RSUM_EN)
199
+
(EP0_EN | SPEED_MODE_EN | USB_RST_EN | SPND_EN | RSUM_EN)
200
200
201
201
/*------- (0x0028) EP0 Control Register */
202
202
#define EP0_STGSEL BIT18
···
205
205
#define EP0_PIDCLR BIT09
206
206
#define EP0_BCLR BIT08
207
207
#define EP0_DEND BIT07
208
-
#define EP0_DW (BIT06+BIT05)
208
+
#define EP0_DW (BIT06 + BIT05)
209
209
#define EP0_DW4 0
210
-
#define EP0_DW3 (BIT06+BIT05)
210
+
#define EP0_DW3 (BIT06 + BIT05)
211
211
#define EP0_DW2 BIT06
212
212
#define EP0_DW1 BIT05
213
213
···
238
238
#define STG_START_INT BIT01
239
239
#define SETUP_INT BIT00
240
240
241
-
#define EP0_STATUS_RW_BIT (BIT16|BIT15|BIT11|0xFF)
241
+
#define EP0_STATUS_RW_BIT (BIT16 | BIT15 | BIT11 | 0xFF)
242
242
243
243
/*------- (0x0030) EP0 Interrupt Enable Register */
244
244
#define EP0_PERR_NAK_EN BIT16
···
256
256
#define SETUP_EN BIT00
257
257
258
258
#define EP0_INT_EN_BIT \
259
-
(EP0_OUT_OR_EN|EP0_OUT_EN|EP0_IN_EN|STG_END_EN|SETUP_EN)
259
+
(EP0_OUT_OR_EN | EP0_OUT_EN | EP0_IN_EN | STG_END_EN | SETUP_EN)
260
260
261
261
/*------- (0x0034) EP0 Length Register */
262
262
#define EP0_LDATA 0x0000007F
···
270
270
#define EPn_BUF_SINGLE BIT30
271
271
272
272
#define EPn_DIR0 BIT26
273
-
#define EPn_MODE (BIT25+BIT24)
273
+
#define EPn_MODE (BIT25 + BIT24)
274
274
#define EPn_BULK 0
275
275
#define EPn_INTERRUPT BIT24
276
276
#define EPn_ISO BIT25
···
283
283
#define EPn_BCLR BIT09
284
284
#define EPn_CBCLR BIT08
285
285
#define EPn_DEND BIT07
286
-
#define EPn_DW (BIT06+BIT05)
286
+
#define EPn_DW (BIT06 + BIT05)
287
287
#define EPn_DW4 0
288
-
#define EPn_DW3 (BIT06+BIT05)
288
+
#define EPn_DW3 (BIT06 + BIT05)
289
289
#define EPn_DW2 BIT06
290
290
#define EPn_DW1 BIT05
291
291
···
324
324
#define EPn_IN_EMPTY BIT00 /* R */
325
325
326
326
#define EPn_INT_EN \
327
-
(EPn_OUT_END_INT|EPn_OUT_INT|EPn_IN_END_INT|EPn_IN_INT)
327
+
(EPn_OUT_END_INT | EPn_OUT_INT | EPn_IN_END_INT | EPn_IN_INT)
328
328
329
329
/*------- (0x0048:) EPn Interrupt Enable Register */
330
330
#define EPn_OUT_END_EN BIT23 /* RW */
···
368
368
#define ARBITER_CTR BIT31 /* RW */
369
369
#define MCYCLE_RST BIT12 /* RW */
370
370
371
-
#define ENDIAN_CTR (BIT09+BIT08) /* RW */
371
+
#define ENDIAN_CTR (BIT09 + BIT08) /* RW */
372
372
#define ENDIAN_BYTE_SWAP BIT09
373
373
#define ENDIAN_HALF_WORD_SWAP ENDIAN_CTR
374
374
···
376
376
#define HTRANS_MODE BIT04 /* RW */
377
377
378
378
#define WBURST_TYPE BIT02 /* RW */
379
-
#define BURST_TYPE (BIT01+BIT00) /* RW */
379
+
#define BURST_TYPE (BIT01 + BIT00) /* RW */
380
380
#define BURST_MAX_16 0
381
381
#define BURST_MAX_8 BIT00
382
382
#define BURST_MAX_4 BIT01
···
412
412
#define EPC_RST BIT00 /* RW */
413
413
414
414
/*------- (0x1014) USBF_EPTEST Register */
415
-
#define LINESTATE (BIT09+BIT08) /* R */
415
+
#define LINESTATE (BIT09 + BIT08) /* R */
416
416
#define DM_LEVEL BIT09 /* R */
417
417
#define DP_LEVEL BIT08 /* R */
418
418
···
485
485
486
486
struct ep_regs EP_REGS[REG_EP_NUM]; /* Endpoint Register */
487
487
488
-
u8 Reserved220[0x1000-0x220]; /* (0x0220:0x0FFF) Reserved */
488
+
u8 Reserved220[0x1000 - 0x220]; /* (0x0220:0x0FFF) Reserved */
489
489
490
490
u32 AHBSCTR; /* (0x1000) AHBSCTR */
491
491
u32 AHBMCTR; /* (0x1004) AHBMCTR */
···
494
494
u32 EPCTR; /* (0x1010) EPCTR */
495
495
u32 USBF_EPTEST; /* (0x1014) USBF_EPTEST */
496
496
497
-
u8 Reserved1018[0x20-0x18]; /* (0x1018:0x101F) Reserved */
497
+
u8 Reserved1018[0x20 - 0x18]; /* (0x1018:0x101F) Reserved */
498
498
499
499
u32 USBSSVER; /* (0x1020) USBSSVER */
500
500
u32 USBSSCONF; /* (0x1024) USBSSCONF */
501
501
502
-
u8 Reserved1028[0x110-0x28]; /* (0x1028:0x110F) Reserved */
502
+
u8 Reserved1028[0x110 - 0x28]; /* (0x1028:0x110F) Reserved */
503
503
504
504
struct ep_dcr EP_DCR[REG_EP_NUM]; /* */
505
505
506
-
u8 Reserved1200[0x1000-0x200]; /* Reserved */
506
+
u8 Reserved1200[0x1000 - 0x200]; /* Reserved */
507
507
} __aligned(32);
508
508
509
509
#define EP0_PACKETSIZE 64