tjh.dev
Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel
os
linux
Merge tag 'renesas-r8a77961-dt-binding-defs-tag' into clk-renesas-for-v5.5
Renesas R-Car M3-W+ DT Binding Definitions
Clock and Power Domain definitions for the Renesas R-Car M3-W+
(R8A77961) SoC, shared by driver and DT source files.
+97
+65
include/dt-bindings/clock/r8a77961-cpg-mssr.h
+65
include/dt-bindings/clock/r8a77961-cpg-mssr.h
···
1
+
/* SPDX-License-Identifier: GPL-2.0+
2
+
*
3
+
* Copyright (C) 2019 Renesas Electronics Corp.
4
+
*/
5
+
#ifndef __DT_BINDINGS_CLOCK_R8A77961_CPG_MSSR_H__
6
+
#define __DT_BINDINGS_CLOCK_R8A77961_CPG_MSSR_H__
7
+
8
+
#include <dt-bindings/clock/renesas-cpg-mssr.h>
9
+
10
+
/* r8a77961 CPG Core Clocks */
11
+
#define R8A77961_CLK_Z 0
12
+
#define R8A77961_CLK_Z2 1
13
+
#define R8A77961_CLK_ZR 2
14
+
#define R8A77961_CLK_ZG 3
15
+
#define R8A77961_CLK_ZTR 4
16
+
#define R8A77961_CLK_ZTRD2 5
17
+
#define R8A77961_CLK_ZT 6
18
+
#define R8A77961_CLK_ZX 7
19
+
#define R8A77961_CLK_S0D1 8
20
+
#define R8A77961_CLK_S0D2 9
21
+
#define R8A77961_CLK_S0D3 10
22
+
#define R8A77961_CLK_S0D4 11
23
+
#define R8A77961_CLK_S0D6 12
24
+
#define R8A77961_CLK_S0D8 13
25
+
#define R8A77961_CLK_S0D12 14
26
+
#define R8A77961_CLK_S1D1 15
27
+
#define R8A77961_CLK_S1D2 16
28
+
#define R8A77961_CLK_S1D4 17
29
+
#define R8A77961_CLK_S2D1 18
30
+
#define R8A77961_CLK_S2D2 19
31
+
#define R8A77961_CLK_S2D4 20
32
+
#define R8A77961_CLK_S3D1 21
33
+
#define R8A77961_CLK_S3D2 22
34
+
#define R8A77961_CLK_S3D4 23
35
+
#define R8A77961_CLK_LB 24
36
+
#define R8A77961_CLK_CL 25
37
+
#define R8A77961_CLK_ZB3 26
38
+
#define R8A77961_CLK_ZB3D2 27
39
+
#define R8A77961_CLK_ZB3D4 28
40
+
#define R8A77961_CLK_CR 29
41
+
#define R8A77961_CLK_CRD2 30
42
+
#define R8A77961_CLK_SD0H 31
43
+
#define R8A77961_CLK_SD0 32
44
+
#define R8A77961_CLK_SD1H 33
45
+
#define R8A77961_CLK_SD1 34
46
+
#define R8A77961_CLK_SD2H 35
47
+
#define R8A77961_CLK_SD2 36
48
+
#define R8A77961_CLK_SD3H 37
49
+
#define R8A77961_CLK_SD3 38
50
+
#define R8A77961_CLK_SSP2 39
51
+
#define R8A77961_CLK_SSP1 40
52
+
#define R8A77961_CLK_SSPRS 41
53
+
#define R8A77961_CLK_RPC 42
54
+
#define R8A77961_CLK_RPCD2 43
55
+
#define R8A77961_CLK_MSO 44
56
+
#define R8A77961_CLK_CANFD 45
57
+
#define R8A77961_CLK_HDMI 46
58
+
#define R8A77961_CLK_CSI0 47
59
+
/* CLK_CSIREF was removed */
60
+
#define R8A77961_CLK_CP 49
61
+
#define R8A77961_CLK_CPEX 50
62
+
#define R8A77961_CLK_R 51
63
+
#define R8A77961_CLK_OSC 52
64
+
65
+
#endif /* __DT_BINDINGS_CLOCK_R8A77961_CPG_MSSR_H__ */
+32
include/dt-bindings/power/r8a77961-sysc.h
+32
include/dt-bindings/power/r8a77961-sysc.h
···
1
+
/* SPDX-License-Identifier: GPL-2.0-only */
2
+
/*
3
+
* Copyright (C) 2019 Glider bvba
4
+
*/
5
+
#ifndef __DT_BINDINGS_POWER_R8A77961_SYSC_H__
6
+
#define __DT_BINDINGS_POWER_R8A77961_SYSC_H__
7
+
8
+
/*
9
+
* These power domain indices match the numbers of the interrupt bits
10
+
* representing the power areas in the various Interrupt Registers
11
+
* (e.g. SYSCISR, Interrupt Status Register)
12
+
*/
13
+
14
+
#define R8A77961_PD_CA57_CPU0 0
15
+
#define R8A77961_PD_CA57_CPU1 1
16
+
#define R8A77961_PD_CA53_CPU0 5
17
+
#define R8A77961_PD_CA53_CPU1 6
18
+
#define R8A77961_PD_CA53_CPU2 7
19
+
#define R8A77961_PD_CA53_CPU3 8
20
+
#define R8A77961_PD_CA57_SCU 12
21
+
#define R8A77961_PD_CR7 13
22
+
#define R8A77961_PD_A3VC 14
23
+
#define R8A77961_PD_3DG_A 17
24
+
#define R8A77961_PD_3DG_B 18
25
+
#define R8A77961_PD_CA53_SCU 21
26
+
#define R8A77961_PD_A3IR 24
27
+
#define R8A77961_PD_A2VC1 26
28
+
29
+
/* Always-on power area */
30
+
#define R8A77961_PD_ALWAYS_ON 32
31
+
32
+
#endif /* __DT_BINDINGS_POWER_R8A77961_SYSC_H__ */