clk: zynq: Update the parameters to zynq_clk_register_periph_clk

In case there are only one gate or the two_gate is 0 the clk1 clock
passed is not used. We are passing 0 which is arm_pll.
Pass a invalid clock instead.

Signed-off-by: Shubhrajyoti Datta <shubhrajyoti.datta@xilinx.com>
Link: https://lore.kernel.org/r/20220222130903.17235-3-shubhrajyoti.datta@xilinx.com
Signed-off-by: Stephen Boyd <sboyd@kernel.org>

authored by Shubhrajyoti Datta and committed by Stephen Boyd a6aa462c d583804c

+6 -6
+6 -6
drivers/clk/zynq/clkc.c
··· 355 periph_parents, enable); 356 } 357 358 - zynq_clk_register_periph_clk(lqspi, 0, clk_output_name[lqspi], NULL, 359 - SLCR_LQSPI_CLK_CTRL, periph_parents, 0); 360 361 - zynq_clk_register_periph_clk(smc, 0, clk_output_name[smc], NULL, 362 - SLCR_SMC_CLK_CTRL, periph_parents, 0); 363 364 - zynq_clk_register_periph_clk(pcap, 0, clk_output_name[pcap], NULL, 365 - SLCR_PCAP_CLK_CTRL, periph_parents, 0); 366 367 zynq_clk_register_periph_clk(sdio0, sdio1, clk_output_name[sdio0], 368 clk_output_name[sdio1], SLCR_SDIO_CLK_CTRL,
··· 355 periph_parents, enable); 356 } 357 358 + zynq_clk_register_periph_clk(lqspi, clk_max, clk_output_name[lqspi], NULL, 359 + SLCR_LQSPI_CLK_CTRL, periph_parents, 0); 360 361 + zynq_clk_register_periph_clk(smc, clk_max, clk_output_name[smc], NULL, 362 + SLCR_SMC_CLK_CTRL, periph_parents, 0); 363 364 + zynq_clk_register_periph_clk(pcap, clk_max, clk_output_name[pcap], NULL, 365 + SLCR_PCAP_CLK_CTRL, periph_parents, 0); 366 367 zynq_clk_register_periph_clk(sdio0, sdio1, clk_output_name[sdio0], 368 clk_output_name[sdio1], SLCR_SDIO_CLK_CTRL,