Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
tjh.dev
kernel
os
linux
m68knommu: create bit definitions for the version 2 ColdFire cache controller
The version 2 ColdFire CPU based cores all contain a similar cache
controller unit. Create a set of bit flag definitions for the supporting
registers.
Signed-off-by: Greg Ungerer <gerg@uclinux.org>
+2
arch/m68k/include/asm/m5206sim.h
+2
arch/m68k/include/asm/m5206sim.h
+5
arch/m68k/include/asm/m520xsim.h
+5
arch/m68k/include/asm/m520xsim.h
···
14
14
#define CPU_NAME "COLDFIRE(m520x)"
15
15
#define CPU_INSTR_PER_JIFFY 3
16
16
17
+
#include <asm/m52xxacr.h>
18
+
17
19
/*
18
20
* Define the 520x SIM register set addresses.
19
21
*/
···
59
57
#define MCFSIM_SDCS0 0x000a8110 /* SDRAM Chip Select 0 Configuration */
60
58
#define MCFSIM_SDCS1 0x000a8114 /* SDRAM Chip Select 1 Configuration */
61
59
60
+
/*
61
+
* EPORT and GPIO registers.
62
+
*/
62
63
#define MCFEPORT_EPDDR 0xFC088002
63
64
#define MCFEPORT_EPDR 0xFC088004
64
65
#define MCFEPORT_EPPDR 0xFC088005
+2
arch/m68k/include/asm/m523xsim.h
+2
arch/m68k/include/asm/m523xsim.h
+2
arch/m68k/include/asm/m5249sim.h
+2
arch/m68k/include/asm/m5249sim.h
+2
arch/m68k/include/asm/m5272sim.h
+2
arch/m68k/include/asm/m5272sim.h
+1
arch/m68k/include/asm/m527xsim.h
+1
arch/m68k/include/asm/m527xsim.h
+2
arch/m68k/include/asm/m528xsim.h
+2
arch/m68k/include/asm/m528xsim.h
+56
arch/m68k/include/asm/m52xxacr.h
+56
arch/m68k/include/asm/m52xxacr.h
···
1
+
/****************************************************************************/
2
+
3
+
/*
4
+
* m52xxacr.h -- ColdFire version 2 core cache support
5
+
*
6
+
* (C) Copyright 2010, Greg Ungerer <gerg@snapgear.com>
7
+
*/
8
+
9
+
/****************************************************************************/
10
+
#ifndef m52xxacr_h
11
+
#define m52xxacr_h
12
+
/****************************************************************************/
13
+
14
+
/*
15
+
* All varients of the ColdFire using version 2 cores have a similar
16
+
* cache setup. Although not absolutely identical the cache register
17
+
* definitions are compatible for all of them. Mostly they support a
18
+
* configurable cache memory that can be instruction only, data only,
19
+
* or split instruction and data. The exception is the very old version 2
20
+
* core based parts, like the 5206(e), 5249 and 5272, which are instruction
21
+
* cache only. Cache size varies from 2k up to 16k.
22
+
*/
23
+
24
+
/*
25
+
* Define the Cache Control register flags.
26
+
*/
27
+
#define CACR_CENB 0x80000000 /* Enable cache */
28
+
#define CACR_CDPI 0x10000000 /* Disable invalidation by CPUSHL */
29
+
#define CACR_CFRZ 0x08000000 /* Cache freeze mode */
30
+
#define CACR_CINV 0x01000000 /* Invalidate cache */
31
+
#define CACR_DISI 0x00800000 /* Disable instruction cache */
32
+
#define CACR_DISD 0x00400000 /* Disable data cache */
33
+
#define CACR_INVI 0x00200000 /* Invalidate instruction cache */
34
+
#define CACR_INVD 0x00100000 /* Invalidate data cache */
35
+
#define CACR_CEIB 0x00000400 /* Non-cachable instruction burst */
36
+
#define CACR_DCM 0x00000200 /* Default cache mode */
37
+
#define CACR_DBWE 0x00000100 /* Buffered write enable */
38
+
#define CACR_DWP 0x00000020 /* Write protection */
39
+
#define CACR_EUSP 0x00000010 /* Enable separate user a7 */
40
+
41
+
/*
42
+
* Define the Access Control register flags.
43
+
*/
44
+
#define ACR_BASE_POS 24 /* Address Base (upper 8 bits) */
45
+
#define ACR_MASK_POS 16 /* Address Mask (next 8 bits) */
46
+
#define ACR_ENABLE 0x00008000 /* Enable this ACR */
47
+
#define ACR_USER 0x00000000 /* Allow only user accesses */
48
+
#define ACR_SUPER 0x00002000 /* Allow supervisor access only */
49
+
#define ACR_ANY 0x00004000 /* Allow any access type */
50
+
#define ACR_CENB 0x00000000 /* Caching of region enabled */
51
+
#define ACR_CDIS 0x00000040 /* Caching of region disabled */
52
+
#define ACR_BWE 0x00000020 /* Write buffer enabled */
53
+
#define ACR_WPROTECT 0x00000004 /* Write protect region */
54
+
55
+
/****************************************************************************/
56
+
#endif /* m52xxsim_h */