tjh.dev
Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel
os
linux
firmware: imx: scu-pd: use bool to set postfix
Using bool instead 0/1 to indicate whether adding a postfix for domain
names which can improve the code readability and less confusing.
Cc: Ulf Hansson <ulf.hansson@linaro.org>
Cc: Shawn Guo <shawnguo@kernel.org>
Cc: Sascha Hauer <kernel@pengutronix.de>
Cc: "Rafael J. Wysocki" <rjw@rjwysocki.net>
Cc: Kevin Hilman <khilman@kernel.org>
Cc: linux-pm@vger.kernel.org
Signed-off-by: Dong Aisheng <aisheng.dong@nxp.com>
Signed-off-by: Shawn Guo <shawnguo@kernel.org>
authored by
Aisheng Dong
and committed by
Shawn Guo
9d616d62
8217a7a2
+51
-51
+51
-51
drivers/firmware/imx/scu-pd.c
+51
-51
drivers/firmware/imx/scu-pd.c
···
84
84
85
85
static const struct imx_sc_pd_range imx8qxp_scu_pd_ranges[] = {
86
86
/* LSIO SS */
87
-
{ "lsio-pwm", IMX_SC_R_PWM_0, 8, 1 },
88
-
{ "lsio-gpio", IMX_SC_R_GPIO_0, 8, 1 },
89
-
{ "lsio-gpt", IMX_SC_R_GPT_0, 5, 1 },
90
-
{ "lsio-kpp", IMX_SC_R_KPP, 1, 0 },
91
-
{ "lsio-fspi", IMX_SC_R_FSPI_0, 2, 1 },
92
-
{ "lsio-mu", IMX_SC_R_MU_0A, 14, 1 },
87
+
{ "lsio-pwm", IMX_SC_R_PWM_0, 8, true },
88
+
{ "lsio-gpio", IMX_SC_R_GPIO_0, 8, true },
89
+
{ "lsio-gpt", IMX_SC_R_GPT_0, 5, true },
90
+
{ "lsio-kpp", IMX_SC_R_KPP, 1, false },
91
+
{ "lsio-fspi", IMX_SC_R_FSPI_0, 2, true },
92
+
{ "lsio-mu", IMX_SC_R_MU_0A, 14, true },
93
93
94
94
/* CONN SS */
95
-
{ "con-usb", IMX_SC_R_USB_0, 2, 1 },
96
-
{ "con-usb0phy", IMX_SC_R_USB_0_PHY, 1, 0 },
97
-
{ "con-usb2", IMX_SC_R_USB_2, 1, 0 },
98
-
{ "con-usb2phy", IMX_SC_R_USB_2_PHY, 1, 0 },
99
-
{ "con-sdhc", IMX_SC_R_SDHC_0, 3, 1 },
100
-
{ "con-enet", IMX_SC_R_ENET_0, 2, 1 },
101
-
{ "con-nand", IMX_SC_R_NAND, 1, 0 },
102
-
{ "con-mlb", IMX_SC_R_MLB_0, 1, 1 },
95
+
{ "con-usb", IMX_SC_R_USB_0, 2, true },
96
+
{ "con-usb0phy", IMX_SC_R_USB_0_PHY, 1, false },
97
+
{ "con-usb2", IMX_SC_R_USB_2, 1, false },
98
+
{ "con-usb2phy", IMX_SC_R_USB_2_PHY, 1, false },
99
+
{ "con-sdhc", IMX_SC_R_SDHC_0, 3, true },
100
+
{ "con-enet", IMX_SC_R_ENET_0, 2, true },
101
+
{ "con-nand", IMX_SC_R_NAND, 1, false },
102
+
{ "con-mlb", IMX_SC_R_MLB_0, 1, true },
103
103
104
104
/* Audio DMA SS */
105
-
{ "adma-audio-pll0", IMX_SC_R_AUDIO_PLL_0, 1, 0 },
106
-
{ "adma-audio-pll1", IMX_SC_R_AUDIO_PLL_1, 1, 0 },
107
-
{ "adma-audio-clk-0", IMX_SC_R_AUDIO_CLK_0, 1, 0 },
108
-
{ "adma-dma0-ch", IMX_SC_R_DMA_0_CH0, 16, 1 },
109
-
{ "adma-dma1-ch", IMX_SC_R_DMA_1_CH0, 16, 1 },
110
-
{ "adma-dma2-ch", IMX_SC_R_DMA_2_CH0, 5, 1 },
111
-
{ "adma-asrc0", IMX_SC_R_ASRC_0, 1, 0 },
112
-
{ "adma-asrc1", IMX_SC_R_ASRC_1, 1, 0 },
113
-
{ "adma-esai0", IMX_SC_R_ESAI_0, 1, 0 },
114
-
{ "adma-spdif0", IMX_SC_R_SPDIF_0, 1, 0 },
115
-
{ "adma-sai", IMX_SC_R_SAI_0, 3, 1 },
116
-
{ "adma-amix", IMX_SC_R_AMIX, 1, 0 },
117
-
{ "adma-mqs0", IMX_SC_R_MQS_0, 1, 0 },
118
-
{ "adma-dsp", IMX_SC_R_DSP, 1, 0 },
119
-
{ "adma-dsp-ram", IMX_SC_R_DSP_RAM, 1, 0 },
120
-
{ "adma-can", IMX_SC_R_CAN_0, 3, 1 },
121
-
{ "adma-ftm", IMX_SC_R_FTM_0, 2, 1 },
122
-
{ "adma-lpi2c", IMX_SC_R_I2C_0, 4, 1 },
123
-
{ "adma-adc", IMX_SC_R_ADC_0, 1, 1 },
124
-
{ "adma-lcd", IMX_SC_R_LCD_0, 1, 1 },
125
-
{ "adma-lcd0-pwm", IMX_SC_R_LCD_0_PWM_0, 1, 1 },
126
-
{ "adma-lpuart", IMX_SC_R_UART_0, 4, 1 },
127
-
{ "adma-lpspi", IMX_SC_R_SPI_0, 4, 1 },
105
+
{ "adma-audio-pll0", IMX_SC_R_AUDIO_PLL_0, 1, false },
106
+
{ "adma-audio-pll1", IMX_SC_R_AUDIO_PLL_1, 1, false },
107
+
{ "adma-audio-clk-0", IMX_SC_R_AUDIO_CLK_0, 1, false },
108
+
{ "adma-dma0-ch", IMX_SC_R_DMA_0_CH0, 16, true },
109
+
{ "adma-dma1-ch", IMX_SC_R_DMA_1_CH0, 16, true },
110
+
{ "adma-dma2-ch", IMX_SC_R_DMA_2_CH0, 5, true },
111
+
{ "adma-asrc0", IMX_SC_R_ASRC_0, 1, false },
112
+
{ "adma-asrc1", IMX_SC_R_ASRC_1, 1, false },
113
+
{ "adma-esai0", IMX_SC_R_ESAI_0, 1, false },
114
+
{ "adma-spdif0", IMX_SC_R_SPDIF_0, 1, false },
115
+
{ "adma-sai", IMX_SC_R_SAI_0, 3, true },
116
+
{ "adma-amix", IMX_SC_R_AMIX, 1, false },
117
+
{ "adma-mqs0", IMX_SC_R_MQS_0, 1, false },
118
+
{ "adma-dsp", IMX_SC_R_DSP, 1, false },
119
+
{ "adma-dsp-ram", IMX_SC_R_DSP_RAM, 1, false },
120
+
{ "adma-can", IMX_SC_R_CAN_0, 3, true },
121
+
{ "adma-ftm", IMX_SC_R_FTM_0, 2, true },
122
+
{ "adma-lpi2c", IMX_SC_R_I2C_0, 4, true },
123
+
{ "adma-adc", IMX_SC_R_ADC_0, 1, true },
124
+
{ "adma-lcd", IMX_SC_R_LCD_0, 1, true },
125
+
{ "adma-lcd0-pwm", IMX_SC_R_LCD_0_PWM_0, 1, true },
126
+
{ "adma-lpuart", IMX_SC_R_UART_0, 4, true },
127
+
{ "adma-lpspi", IMX_SC_R_SPI_0, 4, true },
128
128
129
129
/* VPU SS */
130
-
{ "vpu", IMX_SC_R_VPU, 1, 0 },
131
-
{ "vpu-pid", IMX_SC_R_VPU_PID0, 8, 1 },
132
-
{ "vpu-dec0", IMX_SC_R_VPU_DEC_0, 1, 0 },
133
-
{ "vpu-enc0", IMX_SC_R_VPU_ENC_0, 1, 0 },
130
+
{ "vpu", IMX_SC_R_VPU, 1, false },
131
+
{ "vpu-pid", IMX_SC_R_VPU_PID0, 8, true },
132
+
{ "vpu-dec0", IMX_SC_R_VPU_DEC_0, 1, false },
133
+
{ "vpu-enc0", IMX_SC_R_VPU_ENC_0, 1, false },
134
134
135
135
/* GPU SS */
136
-
{ "gpu0-pid", IMX_SC_R_GPU_0_PID0, 4, 1 },
136
+
{ "gpu0-pid", IMX_SC_R_GPU_0_PID0, 4, true },
137
137
138
138
/* HSIO SS */
139
-
{ "hsio-pcie-b", IMX_SC_R_PCIE_B, 1, 0 },
140
-
{ "hsio-serdes-1", IMX_SC_R_SERDES_1, 1, 0 },
141
-
{ "hsio-gpio", IMX_SC_R_HSIO_GPIO, 1, 0 },
139
+
{ "hsio-pcie-b", IMX_SC_R_PCIE_B, 1, false },
140
+
{ "hsio-serdes-1", IMX_SC_R_SERDES_1, 1, false },
141
+
{ "hsio-gpio", IMX_SC_R_HSIO_GPIO, 1, false },
142
142
143
143
/* MIPI/LVDS SS */
144
-
{ "mipi0", IMX_SC_R_MIPI_0, 1, 0 },
145
-
{ "mipi0-pwm0", IMX_SC_R_MIPI_0_PWM_0, 1, 0 },
146
-
{ "mipi0-i2c", IMX_SC_R_MIPI_0_I2C_0, 2, 1 },
147
-
{ "lvds0", IMX_SC_R_LVDS_0, 1, 0 },
144
+
{ "mipi0", IMX_SC_R_MIPI_0, 1, false },
145
+
{ "mipi0-pwm0", IMX_SC_R_MIPI_0_PWM_0, 1, false },
146
+
{ "mipi0-i2c", IMX_SC_R_MIPI_0_I2C_0, 2, true },
147
+
{ "lvds0", IMX_SC_R_LVDS_0, 1, false },
148
148
149
149
/* DC SS */
150
-
{ "dc0", IMX_SC_R_DC_0, 1, 0 },
151
-
{ "dc0-pll", IMX_SC_R_DC_0_PLL_0, 2, 1 },
150
+
{ "dc0", IMX_SC_R_DC_0, 1, false },
151
+
{ "dc0-pll", IMX_SC_R_DC_0_PLL_0, 2, true },
152
152
};
153
153
154
154
static const struct imx_sc_pd_soc imx8qxp_scu_pd = {