Linux kernel mirror (for testing) git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel os linux

dt-bindings: interrupt-controller: Convert ti,omap-intc-irq to DT schema

Convert the TI OMAP2/3 interrupt controller binding to schema format.
It's a straight-forward conversion of the typical interrupt controller.

"ti,intc-size" property isn't actually used with "ti,omap2-intc", so the
2 bindings can be combined.

Link: https://lore.kernel.org/r/20250505144917.1294150-1-robh@kernel.org
Signed-off-by: Rob Herring (Arm) <robh@kernel.org>

+52 -55
-28
Documentation/devicetree/bindings/interrupt-controller/ti,omap-intc-irq.txt
··· 1 - Omap2/3 intc controller 2 - 3 - On TI omap2 and 3 the intc interrupt controller can provide 4 - 96 or 128 IRQ signals to the ARM host depending on the SoC. 5 - 6 - Required Properties: 7 - - compatible: should be one of 8 - "ti,omap2-intc" 9 - "ti,omap3-intc" 10 - "ti,dm814-intc" 11 - "ti,dm816-intc" 12 - "ti,am33xx-intc" 13 - 14 - - interrupt-controller : Identifies the node as an interrupt controller 15 - - #interrupt-cells : Specifies the number of cells needed to encode interrupt 16 - source, should be 1 for intc 17 - - interrupts: interrupt reference to primary interrupt controller 18 - 19 - Please refer to interrupts.txt in this directory for details of the common 20 - Interrupt Controllers bindings used by client devices. 21 - 22 - Example: 23 - intc: interrupt-controller@48200000 { 24 - compatible = "ti,omap3-intc"; 25 - interrupt-controller; 26 - #interrupt-cells = <1>; 27 - reg = <0x48200000 0x1000>; 28 - };
+52
Documentation/devicetree/bindings/interrupt-controller/ti,omap-intc-irq.yaml
··· 1 + # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 2 + %YAML 1.2 3 + --- 4 + $id: http://devicetree.org/schemas/interrupt-controller/ti,omap-intc-irq.yaml# 5 + $schema: http://devicetree.org/meta-schemas/core.yaml# 6 + 7 + title: TI OMAP Interrupt Controller 8 + 9 + maintainers: 10 + - Tony Lindgren <tony@atomide.com> 11 + 12 + description: 13 + On TI omap2 and 3 the intc interrupt controller can provide 96 or 128 IRQ 14 + signals to the ARM host depending on the SoC. 15 + 16 + properties: 17 + compatible: 18 + enum: 19 + - ti,omap2-intc 20 + - ti,omap3-intc 21 + - ti,dm814-intc 22 + - ti,dm816-intc 23 + - ti,am33xx-intc 24 + 25 + reg: 26 + maxItems: 1 27 + 28 + interrupts: 29 + maxItems: 1 30 + 31 + interrupt-controller: true 32 + 33 + '#interrupt-cells': 34 + const: 1 35 + 36 + required: 37 + - compatible 38 + - reg 39 + - interrupt-controller 40 + - '#interrupt-cells' 41 + 42 + additionalProperties: false 43 + 44 + examples: 45 + - | 46 + interrupt-controller@48200000 { 47 + compatible = "ti,omap3-intc"; 48 + reg = <0x48200000 0x1000>; 49 + interrupts = <32>; 50 + interrupt-controller; 51 + #interrupt-cells = <1>; 52 + };
-27
Documentation/devicetree/bindings/interrupt-controller/ti,omap2-intc.txt
··· 1 - * OMAP Interrupt Controller 2 - 3 - OMAP2/3 are using a TI interrupt controller that can support several 4 - configurable number of interrupts. 5 - 6 - Main node required properties: 7 - 8 - - compatible : should be: 9 - "ti,omap2-intc" 10 - - interrupt-controller : Identifies the node as an interrupt controller 11 - - #interrupt-cells : Specifies the number of cells needed to encode an 12 - interrupt source. The type shall be a <u32> and the value shall be 1. 13 - 14 - The cell contains the interrupt number in the range [0-128]. 15 - - ti,intc-size: Number of interrupts handled by the interrupt controller. 16 - - reg: physical base address and size of the intc registers map. 17 - 18 - Example: 19 - 20 - intc: interrupt-controller@1 { 21 - compatible = "ti,omap2-intc"; 22 - interrupt-controller; 23 - #interrupt-cells = <1>; 24 - ti,intc-size = <96>; 25 - reg = <0x48200000 0x1000>; 26 - }; 27 -