tjh.dev
Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel
os
linux
dt-bindings: clock: Add qualcomm QCM2290 DISPCC bindings
Add device tree bindings for display clock controller on QCM2290 SoCs.
Signed-off-by: Loic Poulain <loic.poulain@linaro.org>
Reviewed-by: Bjorn Andersson <bjorn.andersson@linaro.org>
Reviewed-by: Rob Herring <robh@kernel.org>
Signed-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
Link: https://lore.kernel.org/r/1644432308-21099-1-git-send-email-loic.poulain@linaro.org
authored by
Loic Poulain
and committed by
Bjorn Andersson
85cedb4e
bf8f5182
+121
+87
Documentation/devicetree/bindings/clock/qcom,qcm2290-dispcc.yaml
+87
Documentation/devicetree/bindings/clock/qcom,qcm2290-dispcc.yaml
···
1
+
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
2
+
%YAML 1.2
3
+
---
4
+
$id: http://devicetree.org/schemas/clock/qcom,qcm2290-dispcc.yaml#
5
+
$schema: http://devicetree.org/meta-schemas/core.yaml#
6
+
7
+
title: Qualcomm Display Clock & Reset Controller Binding for qcm2290
8
+
9
+
maintainers:
10
+
- Loic Poulain <loic.poulain@linaro.org>
11
+
12
+
description: |
13
+
Qualcomm display clock control module which supports the clocks, resets and
14
+
power domains on qcm2290.
15
+
16
+
See also dt-bindings/clock/qcom,dispcc-qcm2290.h.
17
+
18
+
properties:
19
+
compatible:
20
+
const: qcom,qcm2290-dispcc
21
+
22
+
clocks:
23
+
items:
24
+
- description: Board XO source
25
+
- description: Board active-only XO source
26
+
- description: GPLL0 source from GCC
27
+
- description: GPLL0 div source from GCC
28
+
- description: Byte clock from DSI PHY
29
+
- description: Pixel clock from DSI PHY
30
+
31
+
clock-names:
32
+
items:
33
+
- const: bi_tcxo
34
+
- const: bi_tcxo_ao
35
+
- const: gcc_disp_gpll0_clk_src
36
+
- const: gcc_disp_gpll0_div_clk_src
37
+
- const: dsi0_phy_pll_out_byteclk
38
+
- const: dsi0_phy_pll_out_dsiclk
39
+
40
+
'#clock-cells':
41
+
const: 1
42
+
43
+
'#reset-cells':
44
+
const: 1
45
+
46
+
'#power-domain-cells':
47
+
const: 1
48
+
49
+
reg:
50
+
maxItems: 1
51
+
52
+
required:
53
+
- compatible
54
+
- reg
55
+
- clocks
56
+
- clock-names
57
+
- '#clock-cells'
58
+
- '#reset-cells'
59
+
- '#power-domain-cells'
60
+
61
+
additionalProperties: false
62
+
63
+
examples:
64
+
- |
65
+
#include <dt-bindings/clock/qcom,dispcc-qcm2290.h>
66
+
#include <dt-bindings/clock/qcom,gcc-qcm2290.h>
67
+
#include <dt-bindings/clock/qcom,rpmcc.h>
68
+
clock-controller@5f00000 {
69
+
compatible = "qcom,qcm2290-dispcc";
70
+
reg = <0x5f00000 0x20000>;
71
+
clocks = <&rpmcc RPM_SMD_XO_CLK_SRC>,
72
+
<&rpmcc RPM_SMD_XO_A_CLK_SRC>,
73
+
<&gcc GCC_DISP_GPLL0_CLK_SRC>,
74
+
<&gcc GCC_DISP_GPLL0_DIV_CLK_SRC>,
75
+
<&dsi0_phy 0>,
76
+
<&dsi0_phy 1>;
77
+
clock-names = "bi_tcxo",
78
+
"bi_tcxo_ao",
79
+
"gcc_disp_gpll0_clk_src",
80
+
"gcc_disp_gpll0_div_clk_src",
81
+
"dsi0_phy_pll_out_byteclk",
82
+
"dsi0_phy_pll_out_dsiclk";
83
+
#clock-cells = <1>;
84
+
#reset-cells = <1>;
85
+
#power-domain-cells = <1>;
86
+
};
87
+
...
+34
include/dt-bindings/clock/qcom,dispcc-qcm2290.h
+34
include/dt-bindings/clock/qcom,dispcc-qcm2290.h
···
1
+
/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
2
+
/*
3
+
* Copyright (c) 2019, The Linux Foundation. All rights reserved.
4
+
*/
5
+
6
+
#ifndef _DT_BINDINGS_CLK_QCOM_DISP_CC_QCM2290_H
7
+
#define _DT_BINDINGS_CLK_QCOM_DISP_CC_QCM2290_H
8
+
9
+
/* DISP_CC clocks */
10
+
#define DISP_CC_PLL0 0
11
+
#define DISP_CC_MDSS_AHB_CLK 1
12
+
#define DISP_CC_MDSS_AHB_CLK_SRC 2
13
+
#define DISP_CC_MDSS_BYTE0_CLK 3
14
+
#define DISP_CC_MDSS_BYTE0_CLK_SRC 4
15
+
#define DISP_CC_MDSS_BYTE0_DIV_CLK_SRC 5
16
+
#define DISP_CC_MDSS_BYTE0_INTF_CLK 6
17
+
#define DISP_CC_MDSS_ESC0_CLK 7
18
+
#define DISP_CC_MDSS_ESC0_CLK_SRC 8
19
+
#define DISP_CC_MDSS_MDP_CLK 9
20
+
#define DISP_CC_MDSS_MDP_CLK_SRC 10
21
+
#define DISP_CC_MDSS_MDP_LUT_CLK 11
22
+
#define DISP_CC_MDSS_NON_GDSC_AHB_CLK 12
23
+
#define DISP_CC_MDSS_PCLK0_CLK 13
24
+
#define DISP_CC_MDSS_PCLK0_CLK_SRC 14
25
+
#define DISP_CC_MDSS_VSYNC_CLK 15
26
+
#define DISP_CC_MDSS_VSYNC_CLK_SRC 16
27
+
#define DISP_CC_SLEEP_CLK 17
28
+
#define DISP_CC_SLEEP_CLK_SRC 18
29
+
#define DISP_CC_XO_CLK 19
30
+
#define DISP_CC_XO_CLK_SRC 20
31
+
32
+
#define MDSS_GDSC 0
33
+
34
+
#endif