tjh.dev
Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel
os
linux
MIPS: ralink: adds include files
Before we start adding the platform code we add the common include files.
Signed-off-by: John Crispin <blogic@openwrt.org>
Signed-off-by: Gabor Juhos <juhosg@openwrt.org>
Patchwork: http://patchwork.linux-mips.org/patch/4893/
+108
+39
arch/mips/include/asm/mach-ralink/ralink_regs.h
+39
arch/mips/include/asm/mach-ralink/ralink_regs.h
···
1
+
/*
2
+
* Ralink SoC register definitions
3
+
*
4
+
* Copyright (C) 2013 John Crispin <blogic@openwrt.org>
5
+
* Copyright (C) 2008-2010 Gabor Juhos <juhosg@openwrt.org>
6
+
* Copyright (C) 2008 Imre Kaloz <kaloz@openwrt.org>
7
+
*
8
+
* This program is free software; you can redistribute it and/or modify it
9
+
* under the terms of the GNU General Public License version 2 as published
10
+
* by the Free Software Foundation.
11
+
*/
12
+
13
+
#ifndef _RALINK_REGS_H_
14
+
#define _RALINK_REGS_H_
15
+
16
+
extern __iomem void *rt_sysc_membase;
17
+
extern __iomem void *rt_memc_membase;
18
+
19
+
static inline void rt_sysc_w32(u32 val, unsigned reg)
20
+
{
21
+
__raw_writel(val, rt_sysc_membase + reg);
22
+
}
23
+
24
+
static inline u32 rt_sysc_r32(unsigned reg)
25
+
{
26
+
return __raw_readl(rt_sysc_membase + reg);
27
+
}
28
+
29
+
static inline void rt_memc_w32(u32 val, unsigned reg)
30
+
{
31
+
__raw_writel(val, rt_memc_membase + reg);
32
+
}
33
+
34
+
static inline u32 rt_memc_r32(unsigned reg)
35
+
{
36
+
return __raw_readl(rt_memc_membase + reg);
37
+
}
38
+
39
+
#endif /* _RALINK_REGS_H_ */
+25
arch/mips/include/asm/mach-ralink/war.h
+25
arch/mips/include/asm/mach-ralink/war.h
···
1
+
/*
2
+
* This file is subject to the terms and conditions of the GNU General Public
3
+
* License. See the file "COPYING" in the main directory of this archive
4
+
* for more details.
5
+
*
6
+
* Copyright (C) 2002, 2004, 2007 by Ralf Baechle <ralf@linux-mips.org>
7
+
*/
8
+
#ifndef __ASM_MACH_RALINK_WAR_H
9
+
#define __ASM_MACH_RALINK_WAR_H
10
+
11
+
#define R4600_V1_INDEX_ICACHEOP_WAR 0
12
+
#define R4600_V1_HIT_CACHEOP_WAR 0
13
+
#define R4600_V2_HIT_CACHEOP_WAR 0
14
+
#define R5432_CP0_INTERRUPT_WAR 0
15
+
#define BCM1250_M3_WAR 0
16
+
#define SIBYTE_1956_WAR 0
17
+
#define MIPS4K_ICACHE_REFILL_WAR 0
18
+
#define MIPS_CACHE_SYNC_WAR 0
19
+
#define TX49XX_ICACHE_INDEX_INV_WAR 0
20
+
#define RM9000_CDEX_SMP_WAR 0
21
+
#define ICACHE_REFILLS_WORKAROUND_WAR 0
22
+
#define R10000_LLSC_WAR 0
23
+
#define MIPS34K_MISSED_ITLB_WAR 0
24
+
25
+
#endif /* __ASM_MACH_RALINK_WAR_H */
+44
arch/mips/ralink/common.h
+44
arch/mips/ralink/common.h
···
1
+
/*
2
+
* This program is free software; you can redistribute it and/or modify it
3
+
* under the terms of the GNU General Public License version 2 as published
4
+
* by the Free Software Foundation.
5
+
*
6
+
* Copyright (C) 2013 John Crispin <blogic@openwrt.org>
7
+
*/
8
+
9
+
#ifndef _RALINK_COMMON_H__
10
+
#define _RALINK_COMMON_H__
11
+
12
+
#define RAMIPS_SYS_TYPE_LEN 32
13
+
14
+
struct ralink_pinmux_grp {
15
+
const char *name;
16
+
u32 mask;
17
+
int gpio_first;
18
+
int gpio_last;
19
+
};
20
+
21
+
struct ralink_pinmux {
22
+
struct ralink_pinmux_grp *mode;
23
+
struct ralink_pinmux_grp *uart;
24
+
int uart_shift;
25
+
void (*wdt_reset)(void);
26
+
};
27
+
extern struct ralink_pinmux gpio_pinmux;
28
+
29
+
struct ralink_soc_info {
30
+
unsigned char sys_type[RAMIPS_SYS_TYPE_LEN];
31
+
unsigned char *compatible;
32
+
};
33
+
extern struct ralink_soc_info soc_info;
34
+
35
+
extern void ralink_of_remap(void);
36
+
37
+
extern void ralink_clk_init(void);
38
+
extern void ralink_clk_add(const char *dev, unsigned long rate);
39
+
40
+
extern void prom_soc_init(struct ralink_soc_info *soc_info);
41
+
42
+
__iomem void *plat_of_remap_node(const char *node);
43
+
44
+
#endif /* _RALINK_COMMON_H__ */