Linux kernel mirror (for testing) git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel os linux

ARM: shmobile: r8a7778: add CPG register bits header

Enumerates CPG driver custom clocks and MSTP clock enable bits.

Signed-off-by: Ulrich Hecht <ulrich.hecht+renesas@gmail.com>
Acked-by: Laurent Pinchart <laurent.pinchart@ideasonboard.com>
Acked-by: Geert Uytterhoeven <geert+renesas@glider.be>
Signed-off-by: Simon Horman <horms+renesas@verge.net.au>

authored by

Ulrich Hecht and committed by
Simon Horman
83054671 8c4892a6

+71
+71
include/dt-bindings/clock/r8a7778-clock.h
··· 1 + /* 2 + * Copyright (C) 2014 Ulrich Hecht 3 + * 4 + * This program is free software; you can redistribute it and/or modify 5 + * it under the terms of the GNU General Public License as published by 6 + * the Free Software Foundation; either version 2 of the License, or 7 + * (at your option) any later version. 8 + */ 9 + 10 + #ifndef __DT_BINDINGS_CLOCK_R8A7778_H__ 11 + #define __DT_BINDINGS_CLOCK_R8A7778_H__ 12 + 13 + /* CPG */ 14 + #define R8A7778_CLK_PLLA 0 15 + #define R8A7778_CLK_PLLB 1 16 + #define R8A7778_CLK_B 2 17 + #define R8A7778_CLK_OUT 3 18 + #define R8A7778_CLK_P 4 19 + #define R8A7778_CLK_S 5 20 + #define R8A7778_CLK_S1 6 21 + 22 + /* MSTP0 */ 23 + #define R8A7778_CLK_I2C0 30 24 + #define R8A7778_CLK_I2C1 29 25 + #define R8A7778_CLK_I2C2 28 26 + #define R8A7778_CLK_I2C3 27 27 + #define R8A7778_CLK_SCIF0 26 28 + #define R8A7778_CLK_SCIF1 25 29 + #define R8A7778_CLK_SCIF2 24 30 + #define R8A7778_CLK_SCIF3 23 31 + #define R8A7778_CLK_SCIF4 22 32 + #define R8A7778_CLK_SCIF5 21 33 + #define R8A7778_CLK_TMU0 16 34 + #define R8A7778_CLK_TMU1 15 35 + #define R8A7778_CLK_TMU2 14 36 + #define R8A7778_CLK_SSI0 12 37 + #define R8A7778_CLK_SSI1 11 38 + #define R8A7778_CLK_SSI2 10 39 + #define R8A7778_CLK_SSI3 9 40 + #define R8A7778_CLK_SRU 8 41 + #define R8A7778_CLK_HSPI 7 42 + 43 + /* MSTP1 */ 44 + #define R8A7778_CLK_ETHER 14 45 + #define R8A7778_CLK_VIN0 10 46 + #define R8A7778_CLK_VIN1 9 47 + #define R8A7778_CLK_USB 0 48 + 49 + /* MSTP3 */ 50 + #define R8A7778_CLK_MMC 31 51 + #define R8A7778_CLK_SDHI0 23 52 + #define R8A7778_CLK_SDHI1 22 53 + #define R8A7778_CLK_SDHI2 21 54 + #define R8A7778_CLK_SSI4 11 55 + #define R8A7778_CLK_SSI5 10 56 + #define R8A7778_CLK_SSI6 9 57 + #define R8A7778_CLK_SSI7 8 58 + #define R8A7778_CLK_SSI8 7 59 + 60 + /* MSTP5 */ 61 + #define R8A7778_CLK_SRU_SRC0 31 62 + #define R8A7778_CLK_SRU_SRC1 30 63 + #define R8A7778_CLK_SRU_SRC2 29 64 + #define R8A7778_CLK_SRU_SRC3 28 65 + #define R8A7778_CLK_SRU_SRC4 27 66 + #define R8A7778_CLK_SRU_SRC5 26 67 + #define R8A7778_CLK_SRU_SRC6 25 68 + #define R8A7778_CLK_SRU_SRC7 24 69 + #define R8A7778_CLK_SRU_SRC8 23 70 + 71 + #endif /* __DT_BINDINGS_CLOCK_R8A7778_H__ */