···11+Cadence MHDP DisplayPort SD0801 PHY binding22+===========================================33+44+This binding describes the Cadence SD0801 PHY hardware included with55+the Cadence MHDP DisplayPort controller.66+77+-------------------------------------------------------------------------------88+Required properties (controller (parent) node):99+- compatible : Should be "cdns,dp-phy"1010+- reg : Defines the following sets of registers in the parent1111+ mhdp device:1212+ - Offset of the DPTX PHY configuration registers1313+ - Offset of the SD0801 PHY configuration registers1414+- #phy-cells : from the generic PHY bindings, must be 0.1515+1616+Optional properties:1717+- num_lanes : Number of DisplayPort lanes to use (1, 2 or 4)1818+- max_bit_rate : Maximum DisplayPort link bit rate to use, in Mbps (2160,1919+ 2430, 2700, 3240, 4320, 5400 or 8100)2020+-------------------------------------------------------------------------------2121+2222+Example:2323+ dp_phy: phy@f0fb030a00 {2424+ compatible = "cdns,dp-phy";2525+ reg = <0xf0 0xfb030a00 0x0 0x00000040>,2626+ <0xf0 0xfb500000 0x0 0x00100000>;2727+ num_lanes = <4>;2828+ max_bit_rate = <8100>;2929+ #phy-cells = <0>;3030+ };