tjh.dev
Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel
os
linux
clk: mediatek: Add MT8192 imp i2c wrapper clock support
Add MT8192 imp i2c wrapper clock provider
Signed-off-by: Weiyi Lu <weiyi.lu@mediatek.com>
Signed-off-by: Chun-Jie Chen <chun-jie.chen@mediatek.com>
Link: https://lore.kernel.org/r/20210726105719.15793-14-chun-jie.chen@mediatek.com
Reviewed-by: Ikjoon Jang <ikjn@chromium.org>
Signed-off-by: Stephen Boyd <sboyd@kernel.org>
authored by
Chun-Jie Chen
and committed by
Stephen Boyd
71193c46
014a4881
+126
+6
drivers/clk/mediatek/Kconfig
+6
drivers/clk/mediatek/Kconfig
···
526
526
help
527
527
This driver supports MediaTek MT8192 imgsys and imgsys2 clocks.
528
528
529
+
config COMMON_CLK_MT8192_IMP_IIC_WRAP
530
+
bool "Clock driver for MediaTek MT8192 imp_iic_wrap"
531
+
depends on COMMON_CLK_MT8192
532
+
help
533
+
This driver supports MediaTek MT8192 imp_iic_wrap clocks.
534
+
529
535
config COMMON_CLK_MT8516
530
536
bool "Clock driver for MediaTek MT8516"
531
537
depends on ARCH_MEDIATEK || COMPILE_TEST
+1
drivers/clk/mediatek/Makefile
+1
drivers/clk/mediatek/Makefile
···
71
71
obj-$(CONFIG_COMMON_CLK_MT8192_AUDSYS) += clk-mt8192-aud.o
72
72
obj-$(CONFIG_COMMON_CLK_MT8192_CAMSYS) += clk-mt8192-cam.o
73
73
obj-$(CONFIG_COMMON_CLK_MT8192_IMGSYS) += clk-mt8192-img.o
74
+
obj-$(CONFIG_COMMON_CLK_MT8192_IMP_IIC_WRAP) += clk-mt8192-imp_iic_wrap.o
74
75
obj-$(CONFIG_COMMON_CLK_MT8516) += clk-mt8516.o
75
76
obj-$(CONFIG_COMMON_CLK_MT8516_AUDSYS) += clk-mt8516-aud.o
+119
drivers/clk/mediatek/clk-mt8192-imp_iic_wrap.c
+119
drivers/clk/mediatek/clk-mt8192-imp_iic_wrap.c
···
1
+
// SPDX-License-Identifier: GPL-2.0-only
2
+
//
3
+
// Copyright (c) 2021 MediaTek Inc.
4
+
// Author: Chun-Jie Chen <chun-jie.chen@mediatek.com>
5
+
6
+
#include <linux/clk-provider.h>
7
+
#include <linux/of_device.h>
8
+
#include <linux/platform_device.h>
9
+
10
+
#include "clk-mtk.h"
11
+
#include "clk-gate.h"
12
+
13
+
#include <dt-bindings/clock/mt8192-clk.h>
14
+
15
+
static const struct mtk_gate_regs imp_iic_wrap_cg_regs = {
16
+
.set_ofs = 0xe08,
17
+
.clr_ofs = 0xe04,
18
+
.sta_ofs = 0xe00,
19
+
};
20
+
21
+
#define GATE_IMP_IIC_WRAP(_id, _name, _parent, _shift) \
22
+
GATE_MTK_FLAGS(_id, _name, _parent, &imp_iic_wrap_cg_regs, _shift, \
23
+
&mtk_clk_gate_ops_setclr, CLK_OPS_PARENT_ENABLE)
24
+
25
+
static const struct mtk_gate imp_iic_wrap_c_clks[] = {
26
+
GATE_IMP_IIC_WRAP(CLK_IMP_IIC_WRAP_C_I2C10, "imp_iic_wrap_c_i2c10", "infra_i2c0", 0),
27
+
GATE_IMP_IIC_WRAP(CLK_IMP_IIC_WRAP_C_I2C11, "imp_iic_wrap_c_i2c11", "infra_i2c0", 1),
28
+
GATE_IMP_IIC_WRAP(CLK_IMP_IIC_WRAP_C_I2C12, "imp_iic_wrap_c_i2c12", "infra_i2c0", 2),
29
+
GATE_IMP_IIC_WRAP(CLK_IMP_IIC_WRAP_C_I2C13, "imp_iic_wrap_c_i2c13", "infra_i2c0", 3),
30
+
};
31
+
32
+
static const struct mtk_gate imp_iic_wrap_e_clks[] = {
33
+
GATE_IMP_IIC_WRAP(CLK_IMP_IIC_WRAP_E_I2C3, "imp_iic_wrap_e_i2c3", "infra_i2c0", 0),
34
+
};
35
+
36
+
static const struct mtk_gate imp_iic_wrap_n_clks[] = {
37
+
GATE_IMP_IIC_WRAP(CLK_IMP_IIC_WRAP_N_I2C0, "imp_iic_wrap_n_i2c0", "infra_i2c0", 0),
38
+
GATE_IMP_IIC_WRAP(CLK_IMP_IIC_WRAP_N_I2C6, "imp_iic_wrap_n_i2c6", "infra_i2c0", 1),
39
+
};
40
+
41
+
static const struct mtk_gate imp_iic_wrap_s_clks[] = {
42
+
GATE_IMP_IIC_WRAP(CLK_IMP_IIC_WRAP_S_I2C7, "imp_iic_wrap_s_i2c7", "infra_i2c0", 0),
43
+
GATE_IMP_IIC_WRAP(CLK_IMP_IIC_WRAP_S_I2C8, "imp_iic_wrap_s_i2c8", "infra_i2c0", 1),
44
+
GATE_IMP_IIC_WRAP(CLK_IMP_IIC_WRAP_S_I2C9, "imp_iic_wrap_s_i2c9", "infra_i2c0", 2),
45
+
};
46
+
47
+
static const struct mtk_gate imp_iic_wrap_w_clks[] = {
48
+
GATE_IMP_IIC_WRAP(CLK_IMP_IIC_WRAP_W_I2C5, "imp_iic_wrap_w_i2c5", "infra_i2c0", 0),
49
+
};
50
+
51
+
static const struct mtk_gate imp_iic_wrap_ws_clks[] = {
52
+
GATE_IMP_IIC_WRAP(CLK_IMP_IIC_WRAP_WS_I2C1, "imp_iic_wrap_ws_i2c1", "infra_i2c0", 0),
53
+
GATE_IMP_IIC_WRAP(CLK_IMP_IIC_WRAP_WS_I2C2, "imp_iic_wrap_ws_i2c2", "infra_i2c0", 1),
54
+
GATE_IMP_IIC_WRAP(CLK_IMP_IIC_WRAP_WS_I2C4, "imp_iic_wrap_ws_i2c4", "infra_i2c0", 2),
55
+
};
56
+
57
+
static const struct mtk_clk_desc imp_iic_wrap_c_desc = {
58
+
.clks = imp_iic_wrap_c_clks,
59
+
.num_clks = ARRAY_SIZE(imp_iic_wrap_c_clks),
60
+
};
61
+
62
+
static const struct mtk_clk_desc imp_iic_wrap_e_desc = {
63
+
.clks = imp_iic_wrap_e_clks,
64
+
.num_clks = ARRAY_SIZE(imp_iic_wrap_e_clks),
65
+
};
66
+
67
+
static const struct mtk_clk_desc imp_iic_wrap_n_desc = {
68
+
.clks = imp_iic_wrap_n_clks,
69
+
.num_clks = ARRAY_SIZE(imp_iic_wrap_n_clks),
70
+
};
71
+
72
+
static const struct mtk_clk_desc imp_iic_wrap_s_desc = {
73
+
.clks = imp_iic_wrap_s_clks,
74
+
.num_clks = ARRAY_SIZE(imp_iic_wrap_s_clks),
75
+
};
76
+
77
+
static const struct mtk_clk_desc imp_iic_wrap_w_desc = {
78
+
.clks = imp_iic_wrap_w_clks,
79
+
.num_clks = ARRAY_SIZE(imp_iic_wrap_w_clks),
80
+
};
81
+
82
+
static const struct mtk_clk_desc imp_iic_wrap_ws_desc = {
83
+
.clks = imp_iic_wrap_ws_clks,
84
+
.num_clks = ARRAY_SIZE(imp_iic_wrap_ws_clks),
85
+
};
86
+
87
+
static const struct of_device_id of_match_clk_mt8192_imp_iic_wrap[] = {
88
+
{
89
+
.compatible = "mediatek,mt8192-imp_iic_wrap_c",
90
+
.data = &imp_iic_wrap_c_desc,
91
+
}, {
92
+
.compatible = "mediatek,mt8192-imp_iic_wrap_e",
93
+
.data = &imp_iic_wrap_e_desc,
94
+
}, {
95
+
.compatible = "mediatek,mt8192-imp_iic_wrap_n",
96
+
.data = &imp_iic_wrap_n_desc,
97
+
}, {
98
+
.compatible = "mediatek,mt8192-imp_iic_wrap_s",
99
+
.data = &imp_iic_wrap_s_desc,
100
+
}, {
101
+
.compatible = "mediatek,mt8192-imp_iic_wrap_w",
102
+
.data = &imp_iic_wrap_w_desc,
103
+
}, {
104
+
.compatible = "mediatek,mt8192-imp_iic_wrap_ws",
105
+
.data = &imp_iic_wrap_ws_desc,
106
+
}, {
107
+
/* sentinel */
108
+
}
109
+
};
110
+
111
+
static struct platform_driver clk_mt8192_imp_iic_wrap_drv = {
112
+
.probe = mtk_clk_simple_probe,
113
+
.driver = {
114
+
.name = "clk-mt8192-imp_iic_wrap",
115
+
.of_match_table = of_match_clk_mt8192_imp_iic_wrap,
116
+
},
117
+
};
118
+
119
+
builtin_platform_driver(clk_mt8192_imp_iic_wrap_drv);