tjh.dev / kernel
Linux kernel mirror (for testing) git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel os linux
fork atom

ARM: dts: ux500: Rename DSI controller nodes

Rename the DSI controller nodes from "dsi-controller@"
to "dsi@" so they match the naming convention in the
YAML schema for DSI controllers.

Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
Link: https://lore.kernel.org/r/20201104133758.1373298-1-linus.walleij@linaro.org
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>

Linus Walleij 6cbf13e3 3650b228

+14 -14
+3 -3
arch/arm/boot/dts/ste-ab8500.dtsi
··· 326 326 mcde@a0350000 { 327 327 vana-supply = <&ab8500_ldo_ana_reg>; 328 328 329 - dsi-controller@a0351000 { 329 + dsi@a0351000 { 330 330 vana-supply = <&ab8500_ldo_ana_reg>; 331 331 }; 332 - dsi-controller@a0352000 { 332 + dsi@a0352000 { 333 333 vana-supply = <&ab8500_ldo_ana_reg>; 334 334 }; 335 - dsi-controller@a0353000 { 335 + dsi@a0353000 { 336 336 vana-supply = <&ab8500_ldo_ana_reg>; 337 337 }; 338 338 };
+3 -3
arch/arm/boot/dts/ste-ab8505.dtsi
··· 261 261 mcde@a0350000 { 262 262 vana-supply = <&ab8500_ldo_ana_reg>; 263 263 264 - dsi-controller@a0351000 { 264 + dsi@a0351000 { 265 265 vana-supply = <&ab8500_ldo_ana_reg>; 266 266 }; 267 - dsi-controller@a0352000 { 267 + dsi@a0352000 { 268 268 vana-supply = <&ab8500_ldo_ana_reg>; 269 269 }; 270 - dsi-controller@a0353000 { 270 + dsi@a0353000 { 271 271 vana-supply = <&ab8500_ldo_ana_reg>; 272 272 }; 273 273 };
+3 -3
arch/arm/boot/dts/ste-dbx5x0.dtsi
··· 1097 1097 ranges; 1098 1098 status = "disabled"; 1099 1099 1100 - dsi0: dsi-controller@a0351000 { 1100 + dsi0: dsi@a0351000 { 1101 1101 compatible = "ste,mcde-dsi"; 1102 1102 reg = <0xa0351000 0x1000>; 1103 1103 clocks = <&prcmu_clk PRCMU_DSI0CLK>, <&prcmu_clk PRCMU_DSI0ESCCLK>; ··· 1105 1105 #address-cells = <1>; 1106 1106 #size-cells = <0>; 1107 1107 }; 1108 - dsi1: dsi-controller@a0352000 { 1108 + dsi1: dsi@a0352000 { 1109 1109 compatible = "ste,mcde-dsi"; 1110 1110 reg = <0xa0352000 0x1000>; 1111 1111 clocks = <&prcmu_clk PRCMU_DSI1CLK>, <&prcmu_clk PRCMU_DSI1ESCCLK>; ··· 1113 1113 #address-cells = <1>; 1114 1114 #size-cells = <0>; 1115 1115 }; 1116 - dsi2: dsi-controller@a0353000 { 1116 + dsi2: dsi@a0353000 { 1117 1117 compatible = "ste,mcde-dsi"; 1118 1118 reg = <0xa0353000 0x1000>; 1119 1119 /* This DSI port only has the Low Power / Energy Save clock */
+1 -1
arch/arm/boot/dts/ste-href-stuib.dtsi
··· 199 199 mcde@a0350000 { 200 200 status = "okay"; 201 201 202 - dsi-controller@a0351000 { 202 + dsi@a0351000 { 203 203 panel { 204 204 compatible = "samsung,s6d16d0"; 205 205 reg = <0>;
+1 -1
arch/arm/boot/dts/ste-href-tvk1281618-r2.dtsi
··· 66 66 mcde@a0350000 { 67 67 status = "okay"; 68 68 69 - dsi-controller@a0351000 { 69 + dsi@a0351000 { 70 70 panel { 71 71 compatible = "samsung,s6d16d0"; 72 72 reg = <0>;
+1 -1
arch/arm/boot/dts/ste-href-tvk1281618-r3.dtsi
··· 45 45 mcde@a0350000 { 46 46 status = "okay"; 47 47 48 - dsi-controller@a0351000 { 48 + dsi@a0351000 { 49 49 panel { 50 50 compatible = "sony,acx424akp"; 51 51 reg = <0>;
+1 -1
arch/arm/boot/dts/ste-ux500-samsung-golden.dts
··· 322 322 pinctrl-names = "default"; 323 323 pinctrl-0 = <&dsi_default_mode>; 324 324 325 - dsi-controller@a0351000 { 325 + dsi@a0351000 { 326 326 panel@0 { 327 327 compatible = "samsung,s6e63m0"; 328 328 reg = <0>;
+1 -1
arch/arm/boot/dts/ste-ux500-samsung-skomer.dts
··· 393 393 pinctrl-names = "default"; 394 394 pinctrl-0 = <&dsi_default_mode>; 395 395 396 - dsi-controller@a0351000 { 396 + dsi@a0351000 { 397 397 panel { 398 398 /* NT35510-based Hydis HVA40WV1 */ 399 399 compatible = "hydis,hva40wv1", "novatek,nt35510";