tjh.dev
Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel
os
linux
dt-bindings: interrupt-controller: Convert UniPhier AIDET to json-schema
Convert the UniPhier AIDET (ARM Interrupt Detector) binding to DT
schema format.
Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com>
Signed-off-by: Rob Herring <robh@kernel.org>
authored by
Masahiro Yamada
and committed by
Rob Herring
6bb984a3
7f44205e
+61
-32
-32
Documentation/devicetree/bindings/interrupt-controller/socionext,uniphier-aidet.txt
-32
Documentation/devicetree/bindings/interrupt-controller/socionext,uniphier-aidet.txt
···
1
-
UniPhier AIDET
2
-
3
-
UniPhier AIDET (ARM Interrupt Detector) is an add-on block for ARM GIC (Generic
4
-
Interrupt Controller). GIC itself can handle only high level and rising edge
5
-
interrupts. The AIDET provides logic inverter to support low level and falling
6
-
edge interrupts.
7
-
8
-
Required properties:
9
-
- compatible: Should be one of the following:
10
-
"socionext,uniphier-ld4-aidet" - for LD4 SoC
11
-
"socionext,uniphier-pro4-aidet" - for Pro4 SoC
12
-
"socionext,uniphier-sld8-aidet" - for sLD8 SoC
13
-
"socionext,uniphier-pro5-aidet" - for Pro5 SoC
14
-
"socionext,uniphier-pxs2-aidet" - for PXs2/LD6b SoC
15
-
"socionext,uniphier-ld11-aidet" - for LD11 SoC
16
-
"socionext,uniphier-ld20-aidet" - for LD20 SoC
17
-
"socionext,uniphier-pxs3-aidet" - for PXs3 SoC
18
-
- reg: Specifies offset and length of the register set for the device.
19
-
- interrupt-controller: Identifies the node as an interrupt controller
20
-
- #interrupt-cells : Specifies the number of cells needed to encode an interrupt
21
-
source. The value should be 2. The first cell defines the interrupt number
22
-
(corresponds to the SPI interrupt number of GIC). The second cell specifies
23
-
the trigger type as defined in interrupts.txt in this directory.
24
-
25
-
Example:
26
-
27
-
aidet: aidet@5fc20000 {
28
-
compatible = "socionext,uniphier-pro4-aidet";
29
-
reg = <0x5fc20000 0x200>;
30
-
interrupt-controller;
31
-
#interrupt-cells = <2>;
32
-
};
+61
Documentation/devicetree/bindings/interrupt-controller/socionext,uniphier-aidet.yaml
+61
Documentation/devicetree/bindings/interrupt-controller/socionext,uniphier-aidet.yaml
···
1
+
# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
2
+
%YAML 1.2
3
+
---
4
+
$id: http://devicetree.org/schemas/interrupt-controller/socionext,uniphier-aidet.yaml#
5
+
$schema: http://devicetree.org/meta-schemas/core.yaml#
6
+
7
+
title: UniPhier AIDET
8
+
9
+
description: |
10
+
UniPhier AIDET (ARM Interrupt Detector) is an add-on block for ARM GIC
11
+
(Generic Interrupt Controller). GIC itself can handle only high level and
12
+
rising edge interrupts. The AIDET provides logic inverter to support low
13
+
level and falling edge interrupts.
14
+
15
+
maintainers:
16
+
- Masahiro Yamada <yamada.masahiro@socionext.com>
17
+
18
+
allOf:
19
+
- $ref: /schemas/interrupt-controller.yaml#
20
+
21
+
properties:
22
+
compatible:
23
+
enum:
24
+
- socionext,uniphier-ld4-aidet
25
+
- socionext,uniphier-pro4-aidet
26
+
- socionext,uniphier-sld8-aidet
27
+
- socionext,uniphier-pro5-aidet
28
+
- socionext,uniphier-pxs2-aidet
29
+
- socionext,uniphier-ld6b-aidet
30
+
- socionext,uniphier-ld11-aidet
31
+
- socionext,uniphier-ld20-aidet
32
+
- socionext,uniphier-pxs3-aidet
33
+
34
+
reg:
35
+
maxItems: 1
36
+
37
+
interrupt-controller: true
38
+
39
+
'#interrupt-cells':
40
+
description: |
41
+
The first cell defines the interrupt number (corresponds to the SPI
42
+
interrupt number of GIC). The second cell specifies the trigger type as
43
+
defined in interrupts.txt in this directory.
44
+
const: 2
45
+
46
+
required:
47
+
- compatible
48
+
- reg
49
+
- interrupt-controller
50
+
- '#interrupt-cells'
51
+
52
+
additionalProperties: false
53
+
54
+
examples:
55
+
- |
56
+
interrupt-controller@5fc20000 {
57
+
compatible = "socionext,uniphier-pro4-aidet";
58
+
reg = <0x5fc20000 0x200>;
59
+
interrupt-controller;
60
+
#interrupt-cells = <2>;
61
+
};