tjh.dev
Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel
os
linux
dt-bindings: clock: qcom: document the Milos Display Clock Controller
Add bindings documentation for the Milos (e.g. SM7635) Display Clock
Controller.
Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Signed-off-by: Luca Weiss <luca.weiss@fairphone.com>
Link: https://lore.kernel.org/r/20250715-sm7635-clocks-v3-6-18f9faac4984@fairphone.com
Signed-off-by: Bjorn Andersson <andersson@kernel.org>
authored by
Luca Weiss
and committed by
Bjorn Andersson
63edb206
f003800e
+124
+63
Documentation/devicetree/bindings/clock/qcom,milos-dispcc.yaml
+63
Documentation/devicetree/bindings/clock/qcom,milos-dispcc.yaml
···
1
+
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
2
+
%YAML 1.2
3
+
---
4
+
$id: http://devicetree.org/schemas/clock/qcom,milos-dispcc.yaml#
5
+
$schema: http://devicetree.org/meta-schemas/core.yaml#
6
+
7
+
title: Qualcomm Display Clock & Reset Controller on Milos
8
+
9
+
maintainers:
10
+
- Luca Weiss <luca.weiss@fairphone.com>
11
+
12
+
description: |
13
+
Qualcomm display clock control module provides the clocks, resets and power
14
+
domains on Milos.
15
+
16
+
See also: include/dt-bindings/clock/qcom,milos-dispcc.h
17
+
18
+
properties:
19
+
compatible:
20
+
const: qcom,milos-dispcc
21
+
22
+
clocks:
23
+
items:
24
+
- description: Board XO source
25
+
- description: Sleep clock source
26
+
- description: Display's AHB clock
27
+
- description: GPLL0 source from GCC
28
+
- description: Byte clock from DSI PHY0
29
+
- description: Pixel clock from DSI PHY0
30
+
- description: Link clock from DP PHY0
31
+
- description: VCO DIV clock from DP PHY0
32
+
33
+
required:
34
+
- compatible
35
+
- clocks
36
+
- '#power-domain-cells'
37
+
38
+
allOf:
39
+
- $ref: qcom,gcc.yaml#
40
+
41
+
unevaluatedProperties: false
42
+
43
+
examples:
44
+
- |
45
+
#include <dt-bindings/clock/qcom,milos-gcc.h>
46
+
#include <dt-bindings/phy/phy-qcom-qmp.h>
47
+
clock-controller@af00000 {
48
+
compatible = "qcom,milos-dispcc";
49
+
reg = <0x0af00000 0x20000>;
50
+
clocks = <&bi_tcxo_div2>,
51
+
<&sleep_clk>,
52
+
<&gcc GCC_DISP_AHB_CLK>,
53
+
<&gcc GCC_DISP_GPLL0_DIV_CLK_SRC>,
54
+
<&mdss_dsi0_phy 0>,
55
+
<&mdss_dsi0_phy 1>,
56
+
<&usb_dp_qmpphy QMP_USB43DP_DP_LINK_CLK>,
57
+
<&usb_dp_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>;
58
+
#clock-cells = <1>;
59
+
#reset-cells = <1>;
60
+
#power-domain-cells = <1>;
61
+
};
62
+
63
+
...
+61
include/dt-bindings/clock/qcom,milos-dispcc.h
+61
include/dt-bindings/clock/qcom,milos-dispcc.h
···
1
+
/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
2
+
/*
3
+
* Copyright (c) 2023, Qualcomm Innovation Center, Inc. All rights reserved.
4
+
* Copyright (c) 2025, Luca Weiss <luca.weiss@fairphone.com>
5
+
*/
6
+
7
+
#ifndef _DT_BINDINGS_CLK_QCOM_DISP_CC_MILOS_H
8
+
#define _DT_BINDINGS_CLK_QCOM_DISP_CC_MILOS_H
9
+
10
+
/* DISP_CC clocks */
11
+
#define DISP_CC_PLL0 0
12
+
#define DISP_CC_MDSS_ACCU_CLK 1
13
+
#define DISP_CC_MDSS_AHB1_CLK 2
14
+
#define DISP_CC_MDSS_AHB_CLK 3
15
+
#define DISP_CC_MDSS_AHB_CLK_SRC 4
16
+
#define DISP_CC_MDSS_BYTE0_CLK 5
17
+
#define DISP_CC_MDSS_BYTE0_CLK_SRC 6
18
+
#define DISP_CC_MDSS_BYTE0_DIV_CLK_SRC 7
19
+
#define DISP_CC_MDSS_BYTE0_INTF_CLK 8
20
+
#define DISP_CC_MDSS_DPTX0_AUX_CLK 9
21
+
#define DISP_CC_MDSS_DPTX0_AUX_CLK_SRC 10
22
+
#define DISP_CC_MDSS_DPTX0_CRYPTO_CLK 11
23
+
#define DISP_CC_MDSS_DPTX0_LINK_CLK 12
24
+
#define DISP_CC_MDSS_DPTX0_LINK_CLK_SRC 13
25
+
#define DISP_CC_MDSS_DPTX0_LINK_DIV_CLK_SRC 14
26
+
#define DISP_CC_MDSS_DPTX0_LINK_INTF_CLK 15
27
+
#define DISP_CC_MDSS_DPTX0_PIXEL0_CLK 16
28
+
#define DISP_CC_MDSS_DPTX0_PIXEL0_CLK_SRC 17
29
+
#define DISP_CC_MDSS_DPTX0_PIXEL1_CLK 18
30
+
#define DISP_CC_MDSS_DPTX0_PIXEL1_CLK_SRC 19
31
+
#define DISP_CC_MDSS_DPTX0_USB_ROUTER_LINK_INTF_CLK 20
32
+
#define DISP_CC_MDSS_ESC0_CLK 21
33
+
#define DISP_CC_MDSS_ESC0_CLK_SRC 22
34
+
#define DISP_CC_MDSS_MDP1_CLK 23
35
+
#define DISP_CC_MDSS_MDP_CLK 24
36
+
#define DISP_CC_MDSS_MDP_CLK_SRC 25
37
+
#define DISP_CC_MDSS_MDP_LUT1_CLK 26
38
+
#define DISP_CC_MDSS_MDP_LUT_CLK 27
39
+
#define DISP_CC_MDSS_NON_GDSC_AHB_CLK 28
40
+
#define DISP_CC_MDSS_PCLK0_CLK 29
41
+
#define DISP_CC_MDSS_PCLK0_CLK_SRC 30
42
+
#define DISP_CC_MDSS_RSCC_AHB_CLK 31
43
+
#define DISP_CC_MDSS_RSCC_VSYNC_CLK 32
44
+
#define DISP_CC_MDSS_VSYNC1_CLK 33
45
+
#define DISP_CC_MDSS_VSYNC_CLK 34
46
+
#define DISP_CC_MDSS_VSYNC_CLK_SRC 35
47
+
#define DISP_CC_SLEEP_CLK 36
48
+
#define DISP_CC_SLEEP_CLK_SRC 37
49
+
#define DISP_CC_XO_CLK 38
50
+
#define DISP_CC_XO_CLK_SRC 39
51
+
52
+
/* DISP_CC resets */
53
+
#define DISP_CC_MDSS_CORE_BCR 0
54
+
#define DISP_CC_MDSS_CORE_INT2_BCR 1
55
+
#define DISP_CC_MDSS_RSCC_BCR 2
56
+
57
+
/* DISP_CC power domains */
58
+
#define DISP_CC_MDSS_CORE_GDSC 0
59
+
#define DISP_CC_MDSS_CORE_INT2_GDSC 1
60
+
61
+
#endif