tjh.dev
Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel
os
linux
ARM: dts: am335x: sbc-t335: Replaced register offsets with defines
The defines are taken from dt-bindings/pinctrl/am33xx.h
Signed-off-by: Christina Quast <cquast@hanoverdisplays.com>
Signed-off-by: Tony Lindgren <tony@atomide.com>
authored by
Christina Quast
and committed by
Tony Lindgren
631493a1
c5ebf24a
+56
-96
+56
-96
arch/arm/boot/dts/am335x-sbc-t335.dts
+56
-96
arch/arm/boot/dts/am335x-sbc-t335.dts
···
70
70
lcd_pins_default: lcd_pins_default {
71
71
pinctrl-single,pins = <
72
72
/* gpmc_ad8.lcd_data23 */
73
-
AM33XX_IOPAD(0x820, PIN_OUTPUT | MUX_MODE1)
73
+
AM33XX_PADCONF(AM335X_PIN_GPMC_AD8, PIN_OUTPUT, MUX_MODE1)
74
74
/* gpmc_ad9.lcd_data22 */
75
-
AM33XX_IOPAD(0x824, PIN_OUTPUT | MUX_MODE1)
75
+
AM33XX_PADCONF(AM335X_PIN_GPMC_AD9, PIN_OUTPUT, MUX_MODE1)
76
76
/* gpmc_ad10.lcd_data21 */
77
-
AM33XX_IOPAD(0x828, PIN_OUTPUT | MUX_MODE1)
77
+
AM33XX_PADCONF(AM335X_PIN_GPMC_AD10, PIN_OUTPUT, MUX_MODE1)
78
78
/* gpmc_ad11.lcd_data20 */
79
-
AM33XX_IOPAD(0x82c, PIN_OUTPUT | MUX_MODE1)
79
+
AM33XX_PADCONF(AM335X_PIN_GPMC_AD11, PIN_OUTPUT, MUX_MODE1)
80
80
/* gpmc_ad12.lcd_data19 */
81
-
AM33XX_IOPAD(0x830, PIN_OUTPUT | MUX_MODE1)
81
+
AM33XX_PADCONF(AM335X_PIN_GPMC_AD12, PIN_OUTPUT, MUX_MODE1)
82
82
/* gpmc_ad13.lcd_data18 */
83
-
AM33XX_IOPAD(0x834, PIN_OUTPUT | MUX_MODE1)
83
+
AM33XX_PADCONF(AM335X_PIN_GPMC_AD13, PIN_OUTPUT, MUX_MODE1)
84
84
/* gpmc_ad14.lcd_data17 */
85
-
AM33XX_IOPAD(0x838, PIN_OUTPUT | MUX_MODE1)
85
+
AM33XX_PADCONF(AM335X_PIN_GPMC_AD14, PIN_OUTPUT, MUX_MODE1)
86
86
/* gpmc_ad15.lcd_data16 */
87
-
AM33XX_IOPAD(0x83c, PIN_OUTPUT | MUX_MODE1)
88
-
/* lcd_data0.lcd_data0 */
89
-
AM33XX_IOPAD(0x8a0, PIN_OUTPUT | MUX_MODE0)
90
-
/* lcd_data1.lcd_data1 */
91
-
AM33XX_IOPAD(0x8a4, PIN_OUTPUT | MUX_MODE0)
92
-
/* lcd_data2.lcd_data2 */
93
-
AM33XX_IOPAD(0x8a8, PIN_OUTPUT | MUX_MODE0)
94
-
/* lcd_data3.lcd_data3 */
95
-
AM33XX_IOPAD(0x8ac, PIN_OUTPUT | MUX_MODE0)
96
-
/* lcd_data4.lcd_data4 */
97
-
AM33XX_IOPAD(0x8b0, PIN_OUTPUT | MUX_MODE0)
98
-
/* lcd_data5.lcd_data5 */
99
-
AM33XX_IOPAD(0x8b4, PIN_OUTPUT | MUX_MODE0)
100
-
/* lcd_data6.lcd_data6 */
101
-
AM33XX_IOPAD(0x8b8, PIN_OUTPUT | MUX_MODE0)
102
-
/* lcd_data7.lcd_data7 */
103
-
AM33XX_IOPAD(0x8bc, PIN_OUTPUT | MUX_MODE0)
104
-
/* lcd_data8.lcd_data8 */
105
-
AM33XX_IOPAD(0x8c0, PIN_OUTPUT | MUX_MODE0)
106
-
/* lcd_data9.lcd_data9 */
107
-
AM33XX_IOPAD(0x8c4, PIN_OUTPUT | MUX_MODE0)
108
-
/* lcd_data10.lcd_data10 */
109
-
AM33XX_IOPAD(0x8c8, PIN_OUTPUT | MUX_MODE0)
110
-
/* lcd_data11.lcd_data11 */
111
-
AM33XX_IOPAD(0x8cc, PIN_OUTPUT | MUX_MODE0)
112
-
/* lcd_data12.lcd_data12 */
113
-
AM33XX_IOPAD(0x8d0, PIN_OUTPUT | MUX_MODE0)
114
-
/* lcd_data13.lcd_data13 */
115
-
AM33XX_IOPAD(0x8d4, PIN_OUTPUT | MUX_MODE0)
116
-
/* lcd_data14.lcd_data14 */
117
-
AM33XX_IOPAD(0x8d8, PIN_OUTPUT | MUX_MODE0)
118
-
/* lcd_data15.lcd_data15 */
119
-
AM33XX_IOPAD(0x8dc, PIN_OUTPUT | MUX_MODE0)
120
-
/* lcd_vsync.lcd_vsync */
121
-
AM33XX_IOPAD(0x8e0, PIN_OUTPUT | MUX_MODE0)
122
-
/* lcd_hsync.lcd_hsync */
123
-
AM33XX_IOPAD(0x8e4, PIN_OUTPUT | MUX_MODE0)
124
-
/* lcd_pclk.lcd_pclk */
125
-
AM33XX_IOPAD(0x8e8, PIN_OUTPUT | MUX_MODE0)
126
-
/* lcd_ac_bias_en.lcd_ac_bias_en */
127
-
AM33XX_IOPAD(0x8ec, PIN_OUTPUT | MUX_MODE0)
87
+
AM33XX_PADCONF(AM335X_PIN_GPMC_AD15, PIN_OUTPUT, MUX_MODE1)
88
+
AM33XX_PADCONF(AM335X_PIN_LCD_DATA0, PIN_OUTPUT, MUX_MODE0)
89
+
AM33XX_PADCONF(AM335X_PIN_LCD_DATA1, PIN_OUTPUT, MUX_MODE0)
90
+
AM33XX_PADCONF(AM335X_PIN_LCD_DATA2, PIN_OUTPUT, MUX_MODE0)
91
+
AM33XX_PADCONF(AM335X_PIN_LCD_DATA3, PIN_OUTPUT, MUX_MODE0)
92
+
AM33XX_PADCONF(AM335X_PIN_LCD_DATA4, PIN_OUTPUT, MUX_MODE0)
93
+
AM33XX_PADCONF(AM335X_PIN_LCD_DATA5, PIN_OUTPUT, MUX_MODE0)
94
+
AM33XX_PADCONF(AM335X_PIN_LCD_DATA6, PIN_OUTPUT, MUX_MODE0)
95
+
AM33XX_PADCONF(AM335X_PIN_LCD_DATA7, PIN_OUTPUT, MUX_MODE0)
96
+
AM33XX_PADCONF(AM335X_PIN_LCD_DATA8, PIN_OUTPUT, MUX_MODE0)
97
+
AM33XX_PADCONF(AM335X_PIN_LCD_DATA9, PIN_OUTPUT, MUX_MODE0)
98
+
AM33XX_PADCONF(AM335X_PIN_LCD_DATA10, PIN_OUTPUT, MUX_MODE0)
99
+
AM33XX_PADCONF(AM335X_PIN_LCD_DATA11, PIN_OUTPUT, MUX_MODE0)
100
+
AM33XX_PADCONF(AM335X_PIN_LCD_DATA12, PIN_OUTPUT, MUX_MODE0)
101
+
AM33XX_PADCONF(AM335X_PIN_LCD_DATA13, PIN_OUTPUT, MUX_MODE0)
102
+
AM33XX_PADCONF(AM335X_PIN_LCD_DATA14, PIN_OUTPUT, MUX_MODE0)
103
+
AM33XX_PADCONF(AM335X_PIN_LCD_DATA15, PIN_OUTPUT, MUX_MODE0)
104
+
AM33XX_PADCONF(AM335X_PIN_LCD_VSYNC, PIN_OUTPUT, MUX_MODE0)
105
+
AM33XX_PADCONF(AM335X_PIN_LCD_HSYNC, PIN_OUTPUT, MUX_MODE0)
106
+
AM33XX_PADCONF(AM335X_PIN_LCD_PCLK, PIN_OUTPUT, MUX_MODE0)
107
+
AM33XX_PADCONF(AM335X_PIN_LCD_AC_BIAS_EN, PIN_OUTPUT, MUX_MODE0)
128
108
>;
129
109
};
130
110
131
111
lcd_pins_sleep: lcd_pins_sleep {
132
112
pinctrl-single,pins = <
133
113
/* gpmc_ad8.lcd_data23 */
134
-
AM33XX_IOPAD(0x820, PIN_INPUT_PULLDOWN | MUX_MODE7)
114
+
AM33XX_PADCONF(AM335X_PIN_GPMC_AD8, PIN_INPUT_PULLDOWN, MUX_MODE7)
135
115
/* gpmc_ad9.lcd_data22 */
136
-
AM33XX_IOPAD(0x824, PIN_INPUT_PULLDOWN | MUX_MODE7)
116
+
AM33XX_PADCONF(AM335X_PIN_GPMC_AD9, PIN_INPUT_PULLDOWN, MUX_MODE7)
137
117
/* gpmc_ad10.lcd_data21 */
138
-
AM33XX_IOPAD(0x828, PIN_INPUT_PULLDOWN | MUX_MODE7)
118
+
AM33XX_PADCONF(AM335X_PIN_GPMC_AD10, PIN_INPUT_PULLDOWN, MUX_MODE7)
139
119
/* gpmc_ad11.lcd_data20 */
140
-
AM33XX_IOPAD(0x82c, PIN_INPUT_PULLDOWN | MUX_MODE7)
120
+
AM33XX_PADCONF(AM335X_PIN_GPMC_AD11, PIN_INPUT_PULLDOWN, MUX_MODE7)
141
121
/* gpmc_ad12.lcd_data19 */
142
-
AM33XX_IOPAD(0x830, PIN_INPUT_PULLDOWN | MUX_MODE7)
122
+
AM33XX_PADCONF(AM335X_PIN_GPMC_AD12, PIN_INPUT_PULLDOWN, MUX_MODE7)
143
123
/* gpmc_ad13.lcd_data18 */
144
-
AM33XX_IOPAD(0x834, PIN_INPUT_PULLDOWN | MUX_MODE7)
124
+
AM33XX_PADCONF(AM335X_PIN_GPMC_AD13, PIN_INPUT_PULLDOWN, MUX_MODE7)
145
125
/* gpmc_ad14.lcd_data17 */
146
-
AM33XX_IOPAD(0x838, PIN_INPUT_PULLDOWN | MUX_MODE7)
126
+
AM33XX_PADCONF(AM335X_PIN_GPMC_AD14, PIN_INPUT_PULLDOWN, MUX_MODE7)
147
127
/* gpmc_ad15.lcd_data16 */
148
-
AM33XX_IOPAD(0x83c, PIN_INPUT_PULLDOWN | MUX_MODE7)
149
-
/* lcd_data0.lcd_data0 */
150
-
AM33XX_IOPAD(0x8a0, PULL_DISABLE | MUX_MODE7)
151
-
/* lcd_data1.lcd_data1 */
152
-
AM33XX_IOPAD(0x8a4, PULL_DISABLE | MUX_MODE7)
153
-
/* lcd_data2.lcd_data2 */
154
-
AM33XX_IOPAD(0x8a8, PULL_DISABLE | MUX_MODE7)
155
-
/* lcd_data3.lcd_data3 */
156
-
AM33XX_IOPAD(0x8ac, PULL_DISABLE | MUX_MODE7)
157
-
/* lcd_data4.lcd_data4 */
158
-
AM33XX_IOPAD(0x8b0, PULL_DISABLE | MUX_MODE7)
159
-
/* lcd_data5.lcd_data5 */
160
-
AM33XX_IOPAD(0x8b4, PULL_DISABLE | MUX_MODE7)
161
-
/* lcd_data6.lcd_data6 */
162
-
AM33XX_IOPAD(0x8b8, PULL_DISABLE | MUX_MODE7)
163
-
/* lcd_data7.lcd_data7 */
164
-
AM33XX_IOPAD(0x8bc, PULL_DISABLE | MUX_MODE7)
165
-
/* lcd_data8.lcd_data8 */
166
-
AM33XX_IOPAD(0x8c0, PULL_DISABLE | MUX_MODE7)
167
-
/* lcd_data9.lcd_data9 */
168
-
AM33XX_IOPAD(0x8c4, PULL_DISABLE | MUX_MODE7)
169
-
/* lcd_data10.lcd_data10 */
170
-
AM33XX_IOPAD(0x8c8, PULL_DISABLE | MUX_MODE7)
171
-
/* lcd_data11.lcd_data11 */
172
-
AM33XX_IOPAD(0x8cc, PULL_DISABLE | MUX_MODE7)
173
-
/* lcd_data12.lcd_data12 */
174
-
AM33XX_IOPAD(0x8d0, PULL_DISABLE | MUX_MODE7)
175
-
/* lcd_data13.lcd_data13 */
176
-
AM33XX_IOPAD(0x8d4, PULL_DISABLE | MUX_MODE7)
177
-
/* lcd_data14.lcd_data14 */
178
-
AM33XX_IOPAD(0x8d8, PULL_DISABLE | MUX_MODE7)
179
-
/* lcd_data15.lcd_data15 */
180
-
AM33XX_IOPAD(0x8dc, PULL_DISABLE | MUX_MODE7)
181
-
/* lcd_vsync.lcd_vsync */
182
-
AM33XX_IOPAD(0x8e0, PIN_INPUT_PULLDOWN | MUX_MODE7)
183
-
/* lcd_hsync.lcd_hsync */
184
-
AM33XX_IOPAD(0x8e4, PIN_INPUT_PULLDOWN | MUX_MODE7)
185
-
/* lcd_pclk.lcd_pclk */
186
-
AM33XX_IOPAD(0x8e8, PIN_INPUT_PULLDOWN | MUX_MODE7)
187
-
/* lcd_ac_bias_en.lcd_ac_bias_en */
188
-
AM33XX_IOPAD(0x8ec, PIN_INPUT_PULLDOWN | MUX_MODE7)
128
+
AM33XX_PADCONF(AM335X_PIN_GPMC_AD15, PIN_INPUT_PULLDOWN, MUX_MODE7)
129
+
AM33XX_PADCONF(AM335X_PIN_LCD_DATA0, PULL_DISABLE, MUX_MODE7)
130
+
AM33XX_PADCONF(AM335X_PIN_LCD_DATA1, PULL_DISABLE, MUX_MODE7)
131
+
AM33XX_PADCONF(AM335X_PIN_LCD_DATA2, PULL_DISABLE, MUX_MODE7)
132
+
AM33XX_PADCONF(AM335X_PIN_LCD_DATA3, PULL_DISABLE, MUX_MODE7)
133
+
AM33XX_PADCONF(AM335X_PIN_LCD_DATA4, PULL_DISABLE, MUX_MODE7)
134
+
AM33XX_PADCONF(AM335X_PIN_LCD_DATA5, PULL_DISABLE, MUX_MODE7)
135
+
AM33XX_PADCONF(AM335X_PIN_LCD_DATA6, PULL_DISABLE, MUX_MODE7)
136
+
AM33XX_PADCONF(AM335X_PIN_LCD_DATA7, PULL_DISABLE, MUX_MODE7)
137
+
AM33XX_PADCONF(AM335X_PIN_LCD_DATA8, PULL_DISABLE, MUX_MODE7)
138
+
AM33XX_PADCONF(AM335X_PIN_LCD_DATA9, PULL_DISABLE, MUX_MODE7)
139
+
AM33XX_PADCONF(AM335X_PIN_LCD_DATA10, PULL_DISABLE, MUX_MODE7)
140
+
AM33XX_PADCONF(AM335X_PIN_LCD_DATA11, PULL_DISABLE, MUX_MODE7)
141
+
AM33XX_PADCONF(AM335X_PIN_LCD_DATA12, PULL_DISABLE, MUX_MODE7)
142
+
AM33XX_PADCONF(AM335X_PIN_LCD_DATA13, PULL_DISABLE, MUX_MODE7)
143
+
AM33XX_PADCONF(AM335X_PIN_LCD_DATA14, PULL_DISABLE, MUX_MODE7)
144
+
AM33XX_PADCONF(AM335X_PIN_LCD_DATA15, PULL_DISABLE, MUX_MODE7)
145
+
AM33XX_PADCONF(AM335X_PIN_LCD_VSYNC, PIN_INPUT_PULLDOWN, MUX_MODE7)
146
+
AM33XX_PADCONF(AM335X_PIN_LCD_HSYNC, PIN_INPUT_PULLDOWN, MUX_MODE7)
147
+
AM33XX_PADCONF(AM335X_PIN_LCD_PCLK, PIN_INPUT_PULLDOWN, MUX_MODE7)
148
+
AM33XX_PADCONF(AM335X_PIN_LCD_AC_BIAS_EN, PIN_INPUT_PULLDOWN, MUX_MODE7)
189
149
>;
190
150
};
191
151
};