tjh.dev
Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel
os
linux
dt-bindings: clk: Add r8a774b1 CPG Core Clock Definitions
Add all RZ/G2N Clock Pulse Generator Core Clock Outputs, as listed in
Table 8.2d ("List of Clocks [RZ/G2N]") of the RZ/G2N Hardware User's
Manual.
Signed-off-by: Biju Das <biju.das@bp.renesas.com>
Link: https://lore.kernel.org/r/1567666360-28035-1-git-send-email-biju.das@bp.renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
authored by
Biju Das
and committed by
Geert Uytterhoeven
54ce17dd
be67c417
+57
+57
include/dt-bindings/clock/r8a774b1-cpg-mssr.h
+57
include/dt-bindings/clock/r8a774b1-cpg-mssr.h
···
1
+
/* SPDX-License-Identifier: GPL-2.0
2
+
*
3
+
* Copyright (C) 2019 Renesas Electronics Corp.
4
+
*/
5
+
#ifndef __DT_BINDINGS_CLOCK_R8A774B1_CPG_MSSR_H__
6
+
#define __DT_BINDINGS_CLOCK_R8A774B1_CPG_MSSR_H__
7
+
8
+
#include <dt-bindings/clock/renesas-cpg-mssr.h>
9
+
10
+
/* r8a774b1 CPG Core Clocks */
11
+
#define R8A774B1_CLK_Z 0
12
+
#define R8A774B1_CLK_ZG 1
13
+
#define R8A774B1_CLK_ZTR 2
14
+
#define R8A774B1_CLK_ZTRD2 3
15
+
#define R8A774B1_CLK_ZT 4
16
+
#define R8A774B1_CLK_ZX 5
17
+
#define R8A774B1_CLK_S0D1 6
18
+
#define R8A774B1_CLK_S0D2 7
19
+
#define R8A774B1_CLK_S0D3 8
20
+
#define R8A774B1_CLK_S0D4 9
21
+
#define R8A774B1_CLK_S0D6 10
22
+
#define R8A774B1_CLK_S0D8 11
23
+
#define R8A774B1_CLK_S0D12 12
24
+
#define R8A774B1_CLK_S1D2 13
25
+
#define R8A774B1_CLK_S1D4 14
26
+
#define R8A774B1_CLK_S2D1 15
27
+
#define R8A774B1_CLK_S2D2 16
28
+
#define R8A774B1_CLK_S2D4 17
29
+
#define R8A774B1_CLK_S3D1 18
30
+
#define R8A774B1_CLK_S3D2 19
31
+
#define R8A774B1_CLK_S3D4 20
32
+
#define R8A774B1_CLK_LB 21
33
+
#define R8A774B1_CLK_CL 22
34
+
#define R8A774B1_CLK_ZB3 23
35
+
#define R8A774B1_CLK_ZB3D2 24
36
+
#define R8A774B1_CLK_CR 25
37
+
#define R8A774B1_CLK_DDR 26
38
+
#define R8A774B1_CLK_SD0H 27
39
+
#define R8A774B1_CLK_SD0 28
40
+
#define R8A774B1_CLK_SD1H 29
41
+
#define R8A774B1_CLK_SD1 30
42
+
#define R8A774B1_CLK_SD2H 31
43
+
#define R8A774B1_CLK_SD2 32
44
+
#define R8A774B1_CLK_SD3H 33
45
+
#define R8A774B1_CLK_SD3 34
46
+
#define R8A774B1_CLK_RPC 35
47
+
#define R8A774B1_CLK_RPCD2 36
48
+
#define R8A774B1_CLK_MSO 37
49
+
#define R8A774B1_CLK_HDMI 38
50
+
#define R8A774B1_CLK_CSI0 39
51
+
#define R8A774B1_CLK_CP 40
52
+
#define R8A774B1_CLK_CPEX 41
53
+
#define R8A774B1_CLK_R 42
54
+
#define R8A774B1_CLK_OSC 43
55
+
#define R8A774B1_CLK_CANFD 44
56
+
57
+
#endif /* __DT_BINDINGS_CLOCK_R8A774B1_CPG_MSSR_H__ */