Linux kernel mirror (for testing) git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel os linux

ARM: dts: stm32: Add sdio pins definition for stm32f7

Add sdio pins definition for the 2 sdio instances embeds in stm32f746.

Signed-off-by: Patrice Chotard <patrice.chotard@st.com>
Signed-off-by: Alexandre Torgue <alexandre.torgue@st.com>

authored by

Patrice Chotard and committed by
Alexandre Torgue
46ea3e80 1fe23843

+62
+62
arch/arm/boot/dts/stm32f7-pinctrl.dtsi
··· 222 222 slew-rate = <2>; 223 223 }; 224 224 }; 225 + 226 + sdio_pins_a: sdio_pins_a@0 { 227 + pins { 228 + pinmux = <STM32_PINMUX('C', 8, AF12)>, /* SDMMC1 D0 */ 229 + <STM32_PINMUX('C', 9, AF12)>, /* SDMMC1 D1 */ 230 + <STM32_PINMUX('C', 10, AF12)>, /* SDMMC1 D2 */ 231 + <STM32_PINMUX('C', 11, AF12)>, /* SDMMC1 D3 */ 232 + <STM32_PINMUX('C', 12, AF12)>, /* SDMMC1 CLK */ 233 + <STM32_PINMUX('D', 2, AF12)>; /* SDMMC1 CMD */ 234 + drive-push-pull; 235 + slew-rate = <2>; 236 + }; 237 + }; 238 + 239 + sdio_pins_od_a: sdio_pins_od_a@0 { 240 + pins1 { 241 + pinmux = <STM32_PINMUX('C', 8, AF12)>, /* SDMMC1 D0 */ 242 + <STM32_PINMUX('C', 9, AF12)>, /* SDMMC1 D1 */ 243 + <STM32_PINMUX('C', 10, AF12)>, /* SDMMC1 D2 */ 244 + <STM32_PINMUX('C', 11, AF12)>, /* SDMMC1 D3 */ 245 + <STM32_PINMUX('C', 12, AF12)>; /* SDMMC1 CLK */ 246 + drive-push-pull; 247 + slew-rate = <2>; 248 + }; 249 + 250 + pins2 { 251 + pinmux = <STM32_PINMUX('D', 2, AF12)>; /* SDMMC1 CMD */ 252 + drive-open-drain; 253 + slew-rate = <2>; 254 + }; 255 + }; 256 + 257 + sdio_pins_b: sdio_pins_b@0 { 258 + pins { 259 + pinmux = <STM32_PINMUX('G', 9, AF11)>, /* SDMMC2 D0 */ 260 + <STM32_PINMUX('G', 10, AF11)>, /* SDMMC2 D1 */ 261 + <STM32_PINMUX('B', 3, AF10)>, /* SDMMC2 D2 */ 262 + <STM32_PINMUX('B', 4, AF10)>, /* SDMMC2 D3 */ 263 + <STM32_PINMUX('D', 6, AF11)>, /* SDMMC2 CLK */ 264 + <STM32_PINMUX('D', 7, AF11)>; /* SDMMC2 CMD */ 265 + drive-push-pull; 266 + slew-rate = <2>; 267 + }; 268 + }; 269 + 270 + sdio_pins_od_b: sdio_pins_od_b@0 { 271 + pins1 { 272 + pinmux = <STM32_PINMUX('G', 9, AF11)>, /* SDMMC2 D0 */ 273 + <STM32_PINMUX('G', 10, AF11)>, /* SDMMC2 D1 */ 274 + <STM32_PINMUX('B', 3, AF10)>, /* SDMMC2 D2 */ 275 + <STM32_PINMUX('B', 4, AF10)>, /* SDMMC2 D3 */ 276 + <STM32_PINMUX('D', 6, AF11)>; /* SDMMC2 CLK */ 277 + drive-push-pull; 278 + slew-rate = <2>; 279 + }; 280 + 281 + pins2 { 282 + pinmux = <STM32_PINMUX('D', 7, AF11)>; /* SDMMC2 CMD */ 283 + drive-open-drain; 284 + slew-rate = <2>; 285 + }; 286 + }; 225 287 }; 226 288 }; 227 289 };