tjh.dev
Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel
os
linux
Staging: fbtft: fix space errors
This patch fixes the following errors:
ERROR: space required after that ','
ERROR: trailing whitespace
Signed-off-by: Matteo Semenzato <mattew8898@gmail.com>
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
authored by
Matteo Semenzato
and committed by
Greg Kroah-Hartman
4643b70a
354fd570
+45
-45
+45
-45
drivers/staging/fbtft/fb_upd161704.c
+45
-45
drivers/staging/fbtft/fb_upd161704.c
···
47
47
/* Initialization sequence from Lib_UTFT */
48
48
49
49
/* register reset */
50
-
write_reg(par, 0x0003,0x0001); /* Soft reset */
50
+
write_reg(par, 0x0003, 0x0001); /* Soft reset */
51
51
52
52
/* oscillator start */
53
-
write_reg(par, 0x003A,0x0001); /*Oscillator 0: stop, 1: operation */
53
+
write_reg(par, 0x003A, 0x0001); /*Oscillator 0: stop, 1: operation */
54
54
udelay(100);
55
55
56
56
/* y-setting */
57
-
write_reg(par, 0x0024,0x007B); /* amplitude setting */
57
+
write_reg(par, 0x0024, 0x007B); /* amplitude setting */
58
58
udelay(10);
59
-
write_reg(par, 0x0025,0x003B); /* amplitude setting */
60
-
write_reg(par, 0x0026,0x0034); /* amplitude setting */
59
+
write_reg(par, 0x0025, 0x003B); /* amplitude setting */
60
+
write_reg(par, 0x0026, 0x0034); /* amplitude setting */
61
61
udelay(10);
62
-
write_reg(par, 0x0027,0x0004); /* amplitude setting */
63
-
write_reg(par, 0x0052,0x0025); /* circuit setting 1 */
62
+
write_reg(par, 0x0027, 0x0004); /* amplitude setting */
63
+
write_reg(par, 0x0052, 0x0025); /* circuit setting 1 */
64
64
udelay(10);
65
-
write_reg(par, 0x0053,0x0033); /* circuit setting 2 */
66
-
write_reg(par, 0x0061,0x001C); /* adjustment V10 positive polarity */
65
+
write_reg(par, 0x0053, 0x0033); /* circuit setting 2 */
66
+
write_reg(par, 0x0061, 0x001C); /* adjustment V10 positive polarity */
67
67
udelay(10);
68
-
write_reg(par, 0x0062,0x002C); /* adjustment V9 negative polarity */
69
-
write_reg(par, 0x0063,0x0022); /* adjustment V34 positive polarity */
68
+
write_reg(par, 0x0062, 0x002C); /* adjustment V9 negative polarity */
69
+
write_reg(par, 0x0063, 0x0022); /* adjustment V34 positive polarity */
70
70
udelay(10);
71
-
write_reg(par, 0x0064,0x0027); /* adjustment V31 negative polarity */
71
+
write_reg(par, 0x0064, 0x0027); /* adjustment V31 negative polarity */
72
72
udelay(10);
73
-
write_reg(par, 0x0065,0x0014); /* adjustment V61 negative polarity */
73
+
write_reg(par, 0x0065, 0x0014); /* adjustment V61 negative polarity */
74
74
udelay(10);
75
-
write_reg(par, 0x0066,0x0010); /* adjustment V61 negative polarity */
76
-
75
+
write_reg(par, 0x0066, 0x0010); /* adjustment V61 negative polarity */
76
+
77
77
/* Basical clock for 1 line (BASECOUNT[7:0]) number specified */
78
-
write_reg(par, 0x002E,0x002D);
79
-
78
+
write_reg(par, 0x002E, 0x002D);
79
+
80
80
/* Power supply setting */
81
-
write_reg(par, 0x0019,0x0000); /* DC/DC output setting */
81
+
write_reg(par, 0x0019, 0x0000); /* DC/DC output setting */
82
82
udelay(200);
83
-
write_reg(par, 0x001A,0x1000); /* DC/DC frequency setting */
84
-
write_reg(par, 0x001B,0x0023); /* DC/DC rising setting */
85
-
write_reg(par, 0x001C,0x0C01); /* Regulator voltage setting */
86
-
write_reg(par, 0x001D,0x0000); /* Regulator current setting */
87
-
write_reg(par, 0x001E,0x0009); /* VCOM output setting */
88
-
write_reg(par, 0x001F,0x0035); /* VCOM amplitude setting */
89
-
write_reg(par, 0x0020,0x0015); /* VCOMM cencter setting */
90
-
write_reg(par, 0x0018,0x1E7B); /* DC/DC operation setting */
83
+
write_reg(par, 0x001A, 0x1000); /* DC/DC frequency setting */
84
+
write_reg(par, 0x001B, 0x0023); /* DC/DC rising setting */
85
+
write_reg(par, 0x001C, 0x0C01); /* Regulator voltage setting */
86
+
write_reg(par, 0x001D, 0x0000); /* Regulator current setting */
87
+
write_reg(par, 0x001E, 0x0009); /* VCOM output setting */
88
+
write_reg(par, 0x001F, 0x0035); /* VCOM amplitude setting */
89
+
write_reg(par, 0x0020, 0x0015); /* VCOMM cencter setting */
90
+
write_reg(par, 0x0018, 0x1E7B); /* DC/DC operation setting */
91
91
92
92
/* windows setting */
93
-
write_reg(par, 0x0008,0x0000); /* Minimum X address */
94
-
write_reg(par, 0x0009,0x00EF); /* Maximum X address */
95
-
write_reg(par, 0x000a,0x0000); /* Minimum Y address */
96
-
write_reg(par, 0x000b,0x013F); /* Maximum Y address */
93
+
write_reg(par, 0x0008, 0x0000); /* Minimum X address */
94
+
write_reg(par, 0x0009, 0x00EF); /* Maximum X address */
95
+
write_reg(par, 0x000a, 0x0000); /* Minimum Y address */
96
+
write_reg(par, 0x000b, 0x013F); /* Maximum Y address */
97
97
98
98
/* LCD display area setting */
99
-
write_reg(par, 0x0029,0x0000); /* [LCDSIZE] X MIN. size set */
100
-
write_reg(par, 0x002A,0x0000); /* [LCDSIZE] Y MIN. size set */
101
-
write_reg(par, 0x002B,0x00EF); /* [LCDSIZE] X MAX. size set */
102
-
write_reg(par, 0x002C,0x013F); /* [LCDSIZE] Y MAX. size set */
99
+
write_reg(par, 0x0029, 0x0000); /* [LCDSIZE] X MIN. size set */
100
+
write_reg(par, 0x002A, 0x0000); /* [LCDSIZE] Y MIN. size set */
101
+
write_reg(par, 0x002B, 0x00EF); /* [LCDSIZE] X MAX. size set */
102
+
write_reg(par, 0x002C, 0x013F); /* [LCDSIZE] Y MAX. size set */
103
103
104
104
/* Gate scan setting */
105
-
write_reg(par, 0x0032,0x0002);
106
-
105
+
write_reg(par, 0x0032, 0x0002);
106
+
107
107
/* n line inversion line number */
108
-
write_reg(par, 0x0033,0x0000);
108
+
write_reg(par, 0x0033, 0x0000);
109
109
110
110
/* Line inversion/frame inversion/interlace setting */
111
-
write_reg(par, 0x0037,0x0000);
112
-
111
+
write_reg(par, 0x0037, 0x0000);
112
+
113
113
/* Gate scan operation setting register */
114
-
write_reg(par, 0x003B,0x0001);
115
-
114
+
write_reg(par, 0x003B, 0x0001);
115
+
116
116
/* Color mode */
117
117
/*GS = 0: 260-k color (64 gray scale), GS = 1: 8 color (2 gray scale) */
118
-
write_reg(par, 0x0004,0x0000);
118
+
write_reg(par, 0x0004, 0x0000);
119
119
120
120
/* RAM control register */
121
-
write_reg(par, 0x0005,0x0000); /*Window access 00:Normal, 10:Window */
121
+
write_reg(par, 0x0005, 0x0000); /*Window access 00:Normal, 10:Window */
122
122
123
123
/* Display setting register 2 */
124
-
write_reg(par, 0x0001,0x0000);
124
+
write_reg(par, 0x0001, 0x0000);
125
125
126
126
/* display setting */
127
-
write_reg(par, 0x0000,0x0000); /* display on */
127
+
write_reg(par, 0x0000, 0x0000); /* display on */
128
128
129
129
return 0;
130
130
}