tjh.dev
Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel
os
linux
Merge branch '20230103-topic-sm8550-upstream-dispcc-v3-1-8a03d348c572@linaro.org' into HEAD
Merge the DT binding in order to get the dispcc include file.
+206
+105
Documentation/devicetree/bindings/clock/qcom,sm8550-dispcc.yaml
+105
Documentation/devicetree/bindings/clock/qcom,sm8550-dispcc.yaml
···
1
+
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
2
+
%YAML 1.2
3
+
---
4
+
$id: http://devicetree.org/schemas/clock/qcom,sm8550-dispcc.yaml#
5
+
$schema: http://devicetree.org/meta-schemas/core.yaml#
6
+
7
+
title: Qualcomm Display Clock & Reset Controller for SM8550
8
+
9
+
maintainers:
10
+
- Bjorn Andersson <andersson@kernel.org>
11
+
- Neil Armstrong <neil.armstrong@linaro.org>
12
+
13
+
description: |
14
+
Qualcomm display clock control module provides the clocks, resets and power
15
+
domains on SM8550.
16
+
17
+
See also:: include/dt-bindings/clock/qcom,sm8550-dispcc.h
18
+
19
+
properties:
20
+
compatible:
21
+
enum:
22
+
- qcom,sm8550-dispcc
23
+
24
+
clocks:
25
+
items:
26
+
- description: Board XO source
27
+
- description: Board Always On XO source
28
+
- description: Display's AHB clock
29
+
- description: sleep clock
30
+
- description: Byte clock from DSI PHY0
31
+
- description: Pixel clock from DSI PHY0
32
+
- description: Byte clock from DSI PHY1
33
+
- description: Pixel clock from DSI PHY1
34
+
- description: Link clock from DP PHY0
35
+
- description: VCO DIV clock from DP PHY0
36
+
- description: Link clock from DP PHY1
37
+
- description: VCO DIV clock from DP PHY1
38
+
- description: Link clock from DP PHY2
39
+
- description: VCO DIV clock from DP PHY2
40
+
- description: Link clock from DP PHY3
41
+
- description: VCO DIV clock from DP PHY3
42
+
43
+
'#clock-cells':
44
+
const: 1
45
+
46
+
'#reset-cells':
47
+
const: 1
48
+
49
+
'#power-domain-cells':
50
+
const: 1
51
+
52
+
reg:
53
+
maxItems: 1
54
+
55
+
power-domains:
56
+
description:
57
+
A phandle and PM domain specifier for the MMCX power domain.
58
+
maxItems: 1
59
+
60
+
required-opps:
61
+
description:
62
+
A phandle to an OPP node describing required MMCX performance point.
63
+
maxItems: 1
64
+
65
+
required:
66
+
- compatible
67
+
- reg
68
+
- clocks
69
+
- '#clock-cells'
70
+
- '#reset-cells'
71
+
- '#power-domain-cells'
72
+
73
+
additionalProperties: false
74
+
75
+
examples:
76
+
- |
77
+
#include <dt-bindings/clock/qcom,sm8550-gcc.h>
78
+
#include <dt-bindings/clock/qcom,rpmh.h>
79
+
#include <dt-bindings/power/qcom-rpmpd.h>
80
+
clock-controller@af00000 {
81
+
compatible = "qcom,sm8550-dispcc";
82
+
reg = <0x0af00000 0x10000>;
83
+
clocks = <&rpmhcc RPMH_CXO_CLK>,
84
+
<&rpmhcc RPMH_CXO_CLK_A>,
85
+
<&gcc GCC_DISP_AHB_CLK>,
86
+
<&sleep_clk>,
87
+
<&dsi0_phy 0>,
88
+
<&dsi0_phy 1>,
89
+
<&dsi1_phy 0>,
90
+
<&dsi1_phy 1>,
91
+
<&dp0_phy 0>,
92
+
<&dp0_phy 1>,
93
+
<&dp1_phy 0>,
94
+
<&dp1_phy 1>,
95
+
<&dp2_phy 0>,
96
+
<&dp2_phy 1>,
97
+
<&dp3_phy 0>,
98
+
<&dp3_phy 1>;
99
+
#clock-cells = <1>;
100
+
#reset-cells = <1>;
101
+
#power-domain-cells = <1>;
102
+
power-domains = <&rpmhpd SM8550_MMCX>;
103
+
required-opps = <&rpmhpd_opp_low_svs>;
104
+
};
105
+
...
+101
include/dt-bindings/clock/qcom,sm8550-dispcc.h
+101
include/dt-bindings/clock/qcom,sm8550-dispcc.h
···
1
+
/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
2
+
/*
3
+
* Copyright (c) 2022, The Linux Foundation. All rights reserved.
4
+
*/
5
+
6
+
#ifndef _DT_BINDINGS_CLK_QCOM_SM8550_DISP_CC_H
7
+
#define _DT_BINDINGS_CLK_QCOM_SM8550_DISP_CC_H
8
+
9
+
/* DISP_CC clocks */
10
+
#define DISP_CC_MDSS_ACCU_CLK 0
11
+
#define DISP_CC_MDSS_AHB1_CLK 1
12
+
#define DISP_CC_MDSS_AHB_CLK 2
13
+
#define DISP_CC_MDSS_AHB_CLK_SRC 3
14
+
#define DISP_CC_MDSS_BYTE0_CLK 4
15
+
#define DISP_CC_MDSS_BYTE0_CLK_SRC 5
16
+
#define DISP_CC_MDSS_BYTE0_DIV_CLK_SRC 6
17
+
#define DISP_CC_MDSS_BYTE0_INTF_CLK 7
18
+
#define DISP_CC_MDSS_BYTE1_CLK 8
19
+
#define DISP_CC_MDSS_BYTE1_CLK_SRC 9
20
+
#define DISP_CC_MDSS_BYTE1_DIV_CLK_SRC 10
21
+
#define DISP_CC_MDSS_BYTE1_INTF_CLK 11
22
+
#define DISP_CC_MDSS_DPTX0_AUX_CLK 12
23
+
#define DISP_CC_MDSS_DPTX0_AUX_CLK_SRC 13
24
+
#define DISP_CC_MDSS_DPTX0_CRYPTO_CLK 14
25
+
#define DISP_CC_MDSS_DPTX0_LINK_CLK 15
26
+
#define DISP_CC_MDSS_DPTX0_LINK_CLK_SRC 16
27
+
#define DISP_CC_MDSS_DPTX0_LINK_DIV_CLK_SRC 17
28
+
#define DISP_CC_MDSS_DPTX0_LINK_INTF_CLK 18
29
+
#define DISP_CC_MDSS_DPTX0_PIXEL0_CLK 19
30
+
#define DISP_CC_MDSS_DPTX0_PIXEL0_CLK_SRC 20
31
+
#define DISP_CC_MDSS_DPTX0_PIXEL1_CLK 21
32
+
#define DISP_CC_MDSS_DPTX0_PIXEL1_CLK_SRC 22
33
+
#define DISP_CC_MDSS_DPTX0_USB_ROUTER_LINK_INTF_CLK 23
34
+
#define DISP_CC_MDSS_DPTX1_AUX_CLK 24
35
+
#define DISP_CC_MDSS_DPTX1_AUX_CLK_SRC 25
36
+
#define DISP_CC_MDSS_DPTX1_CRYPTO_CLK 26
37
+
#define DISP_CC_MDSS_DPTX1_LINK_CLK 27
38
+
#define DISP_CC_MDSS_DPTX1_LINK_CLK_SRC 28
39
+
#define DISP_CC_MDSS_DPTX1_LINK_DIV_CLK_SRC 29
40
+
#define DISP_CC_MDSS_DPTX1_LINK_INTF_CLK 30
41
+
#define DISP_CC_MDSS_DPTX1_PIXEL0_CLK 31
42
+
#define DISP_CC_MDSS_DPTX1_PIXEL0_CLK_SRC 32
43
+
#define DISP_CC_MDSS_DPTX1_PIXEL1_CLK 33
44
+
#define DISP_CC_MDSS_DPTX1_PIXEL1_CLK_SRC 34
45
+
#define DISP_CC_MDSS_DPTX1_USB_ROUTER_LINK_INTF_CLK 35
46
+
#define DISP_CC_MDSS_DPTX2_AUX_CLK 36
47
+
#define DISP_CC_MDSS_DPTX2_AUX_CLK_SRC 37
48
+
#define DISP_CC_MDSS_DPTX2_CRYPTO_CLK 38
49
+
#define DISP_CC_MDSS_DPTX2_LINK_CLK 39
50
+
#define DISP_CC_MDSS_DPTX2_LINK_CLK_SRC 40
51
+
#define DISP_CC_MDSS_DPTX2_LINK_DIV_CLK_SRC 41
52
+
#define DISP_CC_MDSS_DPTX2_LINK_INTF_CLK 42
53
+
#define DISP_CC_MDSS_DPTX2_PIXEL0_CLK 43
54
+
#define DISP_CC_MDSS_DPTX2_PIXEL0_CLK_SRC 44
55
+
#define DISP_CC_MDSS_DPTX2_PIXEL1_CLK 45
56
+
#define DISP_CC_MDSS_DPTX2_PIXEL1_CLK_SRC 46
57
+
#define DISP_CC_MDSS_DPTX3_AUX_CLK 47
58
+
#define DISP_CC_MDSS_DPTX3_AUX_CLK_SRC 48
59
+
#define DISP_CC_MDSS_DPTX3_CRYPTO_CLK 49
60
+
#define DISP_CC_MDSS_DPTX3_LINK_CLK 50
61
+
#define DISP_CC_MDSS_DPTX3_LINK_CLK_SRC 51
62
+
#define DISP_CC_MDSS_DPTX3_LINK_DIV_CLK_SRC 52
63
+
#define DISP_CC_MDSS_DPTX3_LINK_INTF_CLK 53
64
+
#define DISP_CC_MDSS_DPTX3_PIXEL0_CLK 54
65
+
#define DISP_CC_MDSS_DPTX3_PIXEL0_CLK_SRC 55
66
+
#define DISP_CC_MDSS_ESC0_CLK 56
67
+
#define DISP_CC_MDSS_ESC0_CLK_SRC 57
68
+
#define DISP_CC_MDSS_ESC1_CLK 58
69
+
#define DISP_CC_MDSS_ESC1_CLK_SRC 59
70
+
#define DISP_CC_MDSS_MDP1_CLK 60
71
+
#define DISP_CC_MDSS_MDP_CLK 61
72
+
#define DISP_CC_MDSS_MDP_CLK_SRC 62
73
+
#define DISP_CC_MDSS_MDP_LUT1_CLK 63
74
+
#define DISP_CC_MDSS_MDP_LUT_CLK 64
75
+
#define DISP_CC_MDSS_NON_GDSC_AHB_CLK 65
76
+
#define DISP_CC_MDSS_PCLK0_CLK 66
77
+
#define DISP_CC_MDSS_PCLK0_CLK_SRC 67
78
+
#define DISP_CC_MDSS_PCLK1_CLK 68
79
+
#define DISP_CC_MDSS_PCLK1_CLK_SRC 69
80
+
#define DISP_CC_MDSS_RSCC_AHB_CLK 70
81
+
#define DISP_CC_MDSS_RSCC_VSYNC_CLK 71
82
+
#define DISP_CC_MDSS_VSYNC1_CLK 72
83
+
#define DISP_CC_MDSS_VSYNC_CLK 73
84
+
#define DISP_CC_MDSS_VSYNC_CLK_SRC 74
85
+
#define DISP_CC_PLL0 75
86
+
#define DISP_CC_PLL1 76
87
+
#define DISP_CC_SLEEP_CLK 77
88
+
#define DISP_CC_SLEEP_CLK_SRC 78
89
+
#define DISP_CC_XO_CLK 79
90
+
#define DISP_CC_XO_CLK_SRC 80
91
+
92
+
/* DISP_CC resets */
93
+
#define DISP_CC_MDSS_CORE_BCR 0
94
+
#define DISP_CC_MDSS_CORE_INT2_BCR 1
95
+
#define DISP_CC_MDSS_RSCC_BCR 2
96
+
97
+
/* DISP_CC GDSCR */
98
+
#define MDSS_GDSC 0
99
+
#define MDSS_INT2_GDSC 1
100
+
101
+
#endif