tjh.dev
Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel
os
linux
mtd: nand: qpic-common: remove a bunch of unused defines
A bunch of definitions in the 'nand-qpic-common.h' header became
unused after the conversion of the 'qcom_nandc' and 'spi-qpic-snand'
drivers to use the FIELD_PREP() macro, so remove those.
No functional changes.
Signed-off-by: Gabor Juhos <j4g8y7@gmail.com>
Signed-off-by: Miquel Raynal <miquel.raynal@bootlin.com>
authored by
Gabor Juhos
and committed by
Miquel Raynal
3ea299d3
8f5ae30d
-14
-14
include/linux/mtd/nand-qpic-common.h
-14
include/linux/mtd/nand-qpic-common.h
···
71
71
72
72
/* NAND_DEVn_CFG0 bits */
73
73
#define DISABLE_STATUS_AFTER_WRITE BIT(4)
74
-
#define CW_PER_PAGE 6
75
74
#define CW_PER_PAGE_MASK GENMASK(8, 6)
76
-
#define UD_SIZE_BYTES 9
77
75
#define UD_SIZE_BYTES_MASK GENMASK(18, 9)
78
76
#define ECC_PARITY_SIZE_BYTES_RS GENMASK(22, 19)
79
-
#define SPARE_SIZE_BYTES 23
80
77
#define SPARE_SIZE_BYTES_MASK GENMASK(26, 23)
81
-
#define NUM_ADDR_CYCLES 27
82
78
#define NUM_ADDR_CYCLES_MASK GENMASK(29, 27)
83
79
#define STATUS_BFR_READ BIT(30)
84
80
#define SET_RD_MODE_AFTER_STATUS BIT(31)
···
82
86
/* NAND_DEVn_CFG0 bits */
83
87
#define DEV0_CFG1_ECC_DISABLE BIT(0)
84
88
#define WIDE_FLASH BIT(1)
85
-
#define NAND_RECOVERY_CYCLES 2
86
89
#define NAND_RECOVERY_CYCLES_MASK GENMASK(4, 2)
87
90
#define CS_ACTIVE_BSY BIT(5)
88
-
#define BAD_BLOCK_BYTE_NUM 6
89
91
#define BAD_BLOCK_BYTE_NUM_MASK GENMASK(15, 6)
90
92
#define BAD_BLOCK_IN_SPARE_AREA BIT(16)
91
-
#define WR_RD_BSY_GAP 17
92
93
#define WR_RD_BSY_GAP_MASK GENMASK(22, 17)
93
94
#define ENABLE_BCH_ECC BIT(27)
94
95
95
96
/* NAND_DEV0_ECC_CFG bits */
96
97
#define ECC_CFG_ECC_DISABLE BIT(0)
97
98
#define ECC_SW_RESET BIT(1)
98
-
#define ECC_MODE 4
99
99
#define ECC_MODE_MASK GENMASK(5, 4)
100
100
#define ECC_MODE_4BIT 0
101
101
#define ECC_MODE_8BIT 1
102
-
#define ECC_PARITY_SIZE_BYTES_BCH 8
103
102
#define ECC_PARITY_SIZE_BYTES_BCH_MASK GENMASK(12, 8)
104
-
#define ECC_NUM_DATA_BYTES 16
105
103
#define ECC_NUM_DATA_BYTES_MASK GENMASK(25, 16)
106
104
#define ECC_FORCE_CLK_OPEN BIT(30)
107
105
···
110
120
#define SEQ_READ_START_VLD BIT(4)
111
121
112
122
/* NAND_EBI2_ECC_BUF_CFG bits */
113
-
#define NUM_STEPS 0
114
123
#define NUM_STEPS_MASK GENMASK(9, 0)
115
124
116
125
/* NAND_ERASED_CW_DETECT_CFG bits */
···
130
141
#define ERASED_CW (CODEWORD_ALL_ERASED | CODEWORD_ERASED)
131
142
132
143
/* NAND_READ_LOCATION_n bits */
133
-
#define READ_LOCATION_OFFSET 0
134
144
#define READ_LOCATION_OFFSET_MASK GENMASK(9, 0)
135
-
#define READ_LOCATION_SIZE 16
136
145
#define READ_LOCATION_SIZE_MASK GENMASK(25, 16)
137
-
#define READ_LOCATION_LAST 31
138
146
#define READ_LOCATION_LAST_MASK BIT(31)
139
147
140
148
/* Version Mask */