tjh.dev
Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel
os
linux
ARM: i.MX21 clk: Add devicetree support
This patch adds devicetree support CCM module for i.MX21 CPUs.
Signed-off-by: Alexander Shiyan <shc_work@mail.ru>
Signed-off-by: Shawn Guo <shawn.guo@freescale.com>
authored by
Alexander Shiyan
and committed by
Shawn Guo
35bcaf00
548694b9
+243
-122
+28
Documentation/devicetree/bindings/clock/imx21-clock.txt
+28
Documentation/devicetree/bindings/clock/imx21-clock.txt
···
1
+
* Clock bindings for Freescale i.MX21
2
+
3
+
Required properties:
4
+
- compatible : Should be "fsl,imx21-ccm".
5
+
- reg : Address and length of the register set.
6
+
- interrupts : Should contain CCM interrupt.
7
+
- #clock-cells: Should be <1>.
8
+
9
+
The clock consumer should specify the desired clock by having the clock
10
+
ID in its "clocks" phandle cell. See include/dt-bindings/clock/imx21-clock.h
11
+
for the full list of i.MX21 clock IDs.
12
+
13
+
Examples:
14
+
clks: ccm@10027000{
15
+
compatible = "fsl,imx21-ccm";
16
+
reg = <0x10027000 0x800>;
17
+
#clock-cells = <1>;
18
+
};
19
+
20
+
uart1: serial@1000a000 {
21
+
compatible = "fsl,imx21-uart";
22
+
reg = <0x1000a000 0x1000>;
23
+
interrupts = <20>;
24
+
clocks = <&clks IMX21_CLK_UART1_IPG_GATE>,
25
+
<&clks IMX21_CLK_PER1>;
26
+
clock-names = "ipg", "per";
27
+
status = "disabled";
28
+
};
+135
-122
arch/arm/mach-imx/clk-imx21.c
+135
-122
arch/arm/mach-imx/clk-imx21.c
···
12
12
#include <linux/clk.h>
13
13
#include <linux/clk-provider.h>
14
14
#include <linux/clkdev.h>
15
+
#include <linux/of.h>
16
+
#include <linux/of_address.h>
17
+
#include <dt-bindings/clock/imx21-clock.h>
15
18
16
19
#include "clk.h"
17
20
#include "common.h"
18
21
#include "hardware.h"
19
22
20
-
#define IO_ADDR_CCM(off) (MX21_IO_ADDRESS(MX21_CCM_BASE_ADDR + (off)))
23
+
static void __iomem *ccm __initdata;
21
24
22
25
/* Register offsets */
23
-
#define CCM_CSCR IO_ADDR_CCM(0x0)
24
-
#define CCM_MPCTL0 IO_ADDR_CCM(0x4)
25
-
#define CCM_SPCTL0 IO_ADDR_CCM(0xc)
26
-
#define CCM_PCDR0 IO_ADDR_CCM(0x18)
27
-
#define CCM_PCDR1 IO_ADDR_CCM(0x1c)
28
-
#define CCM_PCCR0 IO_ADDR_CCM(0x20)
29
-
#define CCM_PCCR1 IO_ADDR_CCM(0x24)
26
+
#define CCM_CSCR (ccm + 0x00)
27
+
#define CCM_MPCTL0 (ccm + 0x04)
28
+
#define CCM_SPCTL0 (ccm + 0x0c)
29
+
#define CCM_PCDR0 (ccm + 0x18)
30
+
#define CCM_PCDR1 (ccm + 0x1c)
31
+
#define CCM_PCCR0 (ccm + 0x20)
32
+
#define CCM_PCCR1 (ccm + 0x24)
30
33
31
34
static const char *mpll_osc_sel_clks[] = { "ckih_gate", "ckih_div1p5", };
32
35
static const char *mpll_sel_clks[] = { "fpm_gate", "mpll_osc_sel", };
33
36
static const char *spll_sel_clks[] = { "fpm_gate", "mpll_osc_sel", };
34
37
static const char *ssi_sel_clks[] = { "spll_gate", "mpll_gate", };
35
38
36
-
enum imx21_clks {
37
-
dummy, ckil, ckih, fpm, ckih_div1p5, mpll_gate, spll_gate, fpm_gate,
38
-
ckih_gate, mpll_osc_sel, ipg, hclk, mpll_sel, spll_sel, ssi1_sel,
39
-
ssi2_sel, usb_div, fclk, mpll, spll, nfc_div, ssi1_div, ssi2_div, per1,
40
-
per2, per3, per4, uart1_ipg_gate, uart2_ipg_gate, uart3_ipg_gate,
41
-
uart4_ipg_gate, cspi1_ipg_gate, cspi2_ipg_gate, ssi1_gate, ssi2_gate,
42
-
sdhc1_ipg_gate, sdhc2_ipg_gate, gpio_gate, i2c_gate, dma_gate, usb_gate,
43
-
emma_gate, ssi2_baud_gate, ssi1_baud_gate, lcdc_ipg_gate, nfc_gate,
44
-
lcdc_hclk_gate, per4_gate, bmi_gate, usb_hclk_gate, slcdc_gate,
45
-
slcdc_hclk_gate, emma_hclk_gate, brom_gate, dma_hclk_gate,
46
-
csi_hclk_gate, cspi3_ipg_gate, wdog_gate, gpt1_ipg_gate, gpt2_ipg_gate,
47
-
gpt3_ipg_gate, pwm_ipg_gate, rtc_gate, kpp_gate, owire_gate, clk_max
48
-
};
39
+
static struct clk *clk[IMX21_CLK_MAX];
40
+
static struct clk_onecell_data clk_data;
49
41
50
-
static struct clk *clk[clk_max];
42
+
static void __init _mx21_clocks_init(unsigned long lref, unsigned long href)
43
+
{
44
+
BUG_ON(!ccm);
45
+
46
+
clk[IMX21_CLK_DUMMY] = imx_clk_fixed("dummy", 0);
47
+
clk[IMX21_CLK_CKIL] = imx_obtain_fixed_clock("ckil", lref);
48
+
clk[IMX21_CLK_CKIH] = imx_obtain_fixed_clock("ckih", href);
49
+
clk[IMX21_CLK_FPM] = imx_clk_fixed_factor("fpm", "ckil", 512, 1);
50
+
clk[IMX21_CLK_CKIH_DIV1P5] = imx_clk_fixed_factor("ckih_div1p5", "ckih_gate", 2, 3);
51
+
52
+
clk[IMX21_CLK_MPLL_GATE] = imx_clk_gate("mpll_gate", "mpll", CCM_CSCR, 0);
53
+
clk[IMX21_CLK_SPLL_GATE] = imx_clk_gate("spll_gate", "spll", CCM_CSCR, 1);
54
+
clk[IMX21_CLK_FPM_GATE] = imx_clk_gate("fpm_gate", "fpm", CCM_CSCR, 2);
55
+
clk[IMX21_CLK_CKIH_GATE] = imx_clk_gate_dis("ckih_gate", "ckih", CCM_CSCR, 3);
56
+
clk[IMX21_CLK_MPLL_OSC_SEL] = imx_clk_mux("mpll_osc_sel", CCM_CSCR, 4, 1, mpll_osc_sel_clks, ARRAY_SIZE(mpll_osc_sel_clks));
57
+
clk[IMX21_CLK_IPG] = imx_clk_divider("ipg", "hclk", CCM_CSCR, 9, 1);
58
+
clk[IMX21_CLK_HCLK] = imx_clk_divider("hclk", "fclk", CCM_CSCR, 10, 4);
59
+
clk[IMX21_CLK_MPLL_SEL] = imx_clk_mux("mpll_sel", CCM_CSCR, 16, 1, mpll_sel_clks, ARRAY_SIZE(mpll_sel_clks));
60
+
clk[IMX21_CLK_SPLL_SEL] = imx_clk_mux("spll_sel", CCM_CSCR, 17, 1, spll_sel_clks, ARRAY_SIZE(spll_sel_clks));
61
+
clk[IMX21_CLK_SSI1_SEL] = imx_clk_mux("ssi1_sel", CCM_CSCR, 19, 1, ssi_sel_clks, ARRAY_SIZE(ssi_sel_clks));
62
+
clk[IMX21_CLK_SSI2_SEL] = imx_clk_mux("ssi2_sel", CCM_CSCR, 20, 1, ssi_sel_clks, ARRAY_SIZE(ssi_sel_clks));
63
+
clk[IMX21_CLK_USB_DIV] = imx_clk_divider("usb_div", "spll_gate", CCM_CSCR, 26, 3);
64
+
clk[IMX21_CLK_FCLK] = imx_clk_divider("fclk", "mpll_gate", CCM_CSCR, 29, 3);
65
+
66
+
clk[IMX21_CLK_MPLL] = imx_clk_pllv1("mpll", "mpll_sel", CCM_MPCTL0);
67
+
68
+
clk[IMX21_CLK_SPLL] = imx_clk_pllv1("spll", "spll_sel", CCM_SPCTL0);
69
+
70
+
clk[IMX21_CLK_NFC_DIV] = imx_clk_divider("nfc_div", "fclk", CCM_PCDR0, 12, 4);
71
+
clk[IMX21_CLK_SSI1_DIV] = imx_clk_divider("ssi1_div", "ssi1_sel", CCM_PCDR0, 16, 6);
72
+
clk[IMX21_CLK_SSI2_DIV] = imx_clk_divider("ssi2_div", "ssi2_sel", CCM_PCDR0, 26, 6);
73
+
74
+
clk[IMX21_CLK_PER1] = imx_clk_divider("per1", "mpll_gate", CCM_PCDR1, 0, 6);
75
+
clk[IMX21_CLK_PER2] = imx_clk_divider("per2", "mpll_gate", CCM_PCDR1, 8, 6);
76
+
clk[IMX21_CLK_PER3] = imx_clk_divider("per3", "mpll_gate", CCM_PCDR1, 16, 6);
77
+
clk[IMX21_CLK_PER4] = imx_clk_divider("per4", "mpll_gate", CCM_PCDR1, 24, 6);
78
+
79
+
clk[IMX21_CLK_UART1_IPG_GATE] = imx_clk_gate("uart1_ipg_gate", "ipg", CCM_PCCR0, 0);
80
+
clk[IMX21_CLK_UART2_IPG_GATE] = imx_clk_gate("uart2_ipg_gate", "ipg", CCM_PCCR0, 1);
81
+
clk[IMX21_CLK_UART3_IPG_GATE] = imx_clk_gate("uart3_ipg_gate", "ipg", CCM_PCCR0, 2);
82
+
clk[IMX21_CLK_UART4_IPG_GATE] = imx_clk_gate("uart4_ipg_gate", "ipg", CCM_PCCR0, 3);
83
+
clk[IMX21_CLK_CSPI1_IPG_GATE] = imx_clk_gate("cspi1_ipg_gate", "ipg", CCM_PCCR0, 4);
84
+
clk[IMX21_CLK_CSPI2_IPG_GATE] = imx_clk_gate("cspi2_ipg_gate", "ipg", CCM_PCCR0, 5);
85
+
clk[IMX21_CLK_SSI1_GATE] = imx_clk_gate("ssi1_gate", "ipg", CCM_PCCR0, 6);
86
+
clk[IMX21_CLK_SSI2_GATE] = imx_clk_gate("ssi2_gate", "ipg", CCM_PCCR0, 7);
87
+
clk[IMX21_CLK_SDHC1_IPG_GATE] = imx_clk_gate("sdhc1_ipg_gate", "ipg", CCM_PCCR0, 9);
88
+
clk[IMX21_CLK_SDHC2_IPG_GATE] = imx_clk_gate("sdhc2_ipg_gate", "ipg", CCM_PCCR0, 10);
89
+
clk[IMX21_CLK_GPIO_GATE] = imx_clk_gate("gpio_gate", "ipg", CCM_PCCR0, 11);
90
+
clk[IMX21_CLK_I2C_GATE] = imx_clk_gate("i2c_gate", "ipg", CCM_PCCR0, 12);
91
+
clk[IMX21_CLK_DMA_GATE] = imx_clk_gate("dma_gate", "ipg", CCM_PCCR0, 13);
92
+
clk[IMX21_CLK_USB_GATE] = imx_clk_gate("usb_gate", "usb_div", CCM_PCCR0, 14);
93
+
clk[IMX21_CLK_EMMA_GATE] = imx_clk_gate("emma_gate", "ipg", CCM_PCCR0, 15);
94
+
clk[IMX21_CLK_SSI2_BAUD_GATE] = imx_clk_gate("ssi2_baud_gate", "ipg", CCM_PCCR0, 16);
95
+
clk[IMX21_CLK_SSI1_BAUD_GATE] = imx_clk_gate("ssi1_baud_gate", "ipg", CCM_PCCR0, 17);
96
+
clk[IMX21_CLK_LCDC_IPG_GATE] = imx_clk_gate("lcdc_ipg_gate", "ipg", CCM_PCCR0, 18);
97
+
clk[IMX21_CLK_NFC_GATE] = imx_clk_gate("nfc_gate", "nfc_div", CCM_PCCR0, 19);
98
+
clk[IMX21_CLK_SLCDC_HCLK_GATE] = imx_clk_gate("slcdc_hclk_gate", "hclk", CCM_PCCR0, 21);
99
+
clk[IMX21_CLK_PER4_GATE] = imx_clk_gate("per4_gate", "per4", CCM_PCCR0, 22);
100
+
clk[IMX21_CLK_BMI_GATE] = imx_clk_gate("bmi_gate", "hclk", CCM_PCCR0, 23);
101
+
clk[IMX21_CLK_USB_HCLK_GATE] = imx_clk_gate("usb_hclk_gate", "hclk", CCM_PCCR0, 24);
102
+
clk[IMX21_CLK_SLCDC_GATE] = imx_clk_gate("slcdc_gate", "hclk", CCM_PCCR0, 25);
103
+
clk[IMX21_CLK_LCDC_HCLK_GATE] = imx_clk_gate("lcdc_hclk_gate", "hclk", CCM_PCCR0, 26);
104
+
clk[IMX21_CLK_EMMA_HCLK_GATE] = imx_clk_gate("emma_hclk_gate", "hclk", CCM_PCCR0, 27);
105
+
clk[IMX21_CLK_BROM_GATE] = imx_clk_gate("brom_gate", "hclk", CCM_PCCR0, 28);
106
+
clk[IMX21_CLK_DMA_HCLK_GATE] = imx_clk_gate("dma_hclk_gate", "hclk", CCM_PCCR0, 30);
107
+
clk[IMX21_CLK_CSI_HCLK_GATE] = imx_clk_gate("csi_hclk_gate", "hclk", CCM_PCCR0, 31);
108
+
109
+
clk[IMX21_CLK_CSPI3_IPG_GATE] = imx_clk_gate("cspi3_ipg_gate", "ipg", CCM_PCCR1, 23);
110
+
clk[IMX21_CLK_WDOG_GATE] = imx_clk_gate("wdog_gate", "ipg", CCM_PCCR1, 24);
111
+
clk[IMX21_CLK_GPT1_IPG_GATE] = imx_clk_gate("gpt1_ipg_gate", "ipg", CCM_PCCR1, 25);
112
+
clk[IMX21_CLK_GPT2_IPG_GATE] = imx_clk_gate("gpt2_ipg_gate", "ipg", CCM_PCCR1, 26);
113
+
clk[IMX21_CLK_GPT3_IPG_GATE] = imx_clk_gate("gpt3_ipg_gate", "ipg", CCM_PCCR1, 27);
114
+
clk[IMX21_CLK_PWM_IPG_GATE] = imx_clk_gate("pwm_ipg_gate", "ipg", CCM_PCCR1, 28);
115
+
clk[IMX21_CLK_RTC_GATE] = imx_clk_gate("rtc_gate", "ipg", CCM_PCCR1, 29);
116
+
clk[IMX21_CLK_KPP_GATE] = imx_clk_gate("kpp_gate", "ipg", CCM_PCCR1, 30);
117
+
clk[IMX21_CLK_OWIRE_GATE] = imx_clk_gate("owire_gate", "ipg", CCM_PCCR1, 31);
118
+
119
+
imx_check_clocks(clk, ARRAY_SIZE(clk));
120
+
}
51
121
52
122
int __init mx21_clocks_init(unsigned long lref, unsigned long href)
53
123
{
54
-
clk[dummy] = imx_clk_fixed("dummy", 0);
55
-
clk[ckil] = imx_clk_fixed("ckil", lref);
56
-
clk[ckih] = imx_clk_fixed("ckih", href);
57
-
clk[fpm] = imx_clk_fixed_factor("fpm", "ckil", 512, 1);
58
-
clk[ckih_div1p5] = imx_clk_fixed_factor("ckih_div1p5", "ckih_gate", 2, 3);
124
+
ccm = ioremap(MX21_CCM_BASE_ADDR, SZ_2K);
59
125
60
-
clk[mpll_gate] = imx_clk_gate("mpll_gate", "mpll", CCM_CSCR, 0);
61
-
clk[spll_gate] = imx_clk_gate("spll_gate", "spll", CCM_CSCR, 1);
62
-
clk[fpm_gate] = imx_clk_gate("fpm_gate", "fpm", CCM_CSCR, 2);
63
-
clk[ckih_gate] = imx_clk_gate_dis("ckih_gate", "ckih", CCM_CSCR, 3);
64
-
clk[mpll_osc_sel] = imx_clk_mux("mpll_osc_sel", CCM_CSCR, 4, 1, mpll_osc_sel_clks, ARRAY_SIZE(mpll_osc_sel_clks));
65
-
clk[ipg] = imx_clk_divider("ipg", "hclk", CCM_CSCR, 9, 1);
66
-
clk[hclk] = imx_clk_divider("hclk", "fclk", CCM_CSCR, 10, 4);
67
-
clk[mpll_sel] = imx_clk_mux("mpll_sel", CCM_CSCR, 16, 1, mpll_sel_clks, ARRAY_SIZE(mpll_sel_clks));
68
-
clk[spll_sel] = imx_clk_mux("spll_sel", CCM_CSCR, 17, 1, spll_sel_clks, ARRAY_SIZE(spll_sel_clks));
69
-
clk[ssi1_sel] = imx_clk_mux("ssi1_sel", CCM_CSCR, 19, 1, ssi_sel_clks, ARRAY_SIZE(ssi_sel_clks));
70
-
clk[ssi2_sel] = imx_clk_mux("ssi2_sel", CCM_CSCR, 20, 1, ssi_sel_clks, ARRAY_SIZE(ssi_sel_clks));
71
-
clk[usb_div] = imx_clk_divider("usb_div", "spll_gate", CCM_CSCR, 26, 3);
72
-
clk[fclk] = imx_clk_divider("fclk", "mpll_gate", CCM_CSCR, 29, 3);
126
+
_mx21_clocks_init(lref, href);
73
127
74
-
clk[mpll] = imx_clk_pllv1("mpll", "mpll_sel", CCM_MPCTL0);
75
-
76
-
clk[spll] = imx_clk_pllv1("spll", "spll_sel", CCM_SPCTL0);
77
-
78
-
clk[nfc_div] = imx_clk_divider("nfc_div", "fclk", CCM_PCDR0, 12, 4);
79
-
clk[ssi1_div] = imx_clk_divider("ssi1_div", "ssi1_sel", CCM_PCDR0, 16, 6);
80
-
clk[ssi2_div] = imx_clk_divider("ssi2_div", "ssi2_sel", CCM_PCDR0, 26, 6);
81
-
82
-
clk[per1] = imx_clk_divider("per1", "mpll_gate", CCM_PCDR1, 0, 6);
83
-
clk[per2] = imx_clk_divider("per2", "mpll_gate", CCM_PCDR1, 8, 6);
84
-
clk[per3] = imx_clk_divider("per3", "mpll_gate", CCM_PCDR1, 16, 6);
85
-
clk[per4] = imx_clk_divider("per4", "mpll_gate", CCM_PCDR1, 24, 6);
86
-
87
-
clk[uart1_ipg_gate] = imx_clk_gate("uart1_ipg_gate", "ipg", CCM_PCCR0, 0);
88
-
clk[uart2_ipg_gate] = imx_clk_gate("uart2_ipg_gate", "ipg", CCM_PCCR0, 1);
89
-
clk[uart3_ipg_gate] = imx_clk_gate("uart3_ipg_gate", "ipg", CCM_PCCR0, 2);
90
-
clk[uart4_ipg_gate] = imx_clk_gate("uart4_ipg_gate", "ipg", CCM_PCCR0, 3);
91
-
clk[cspi1_ipg_gate] = imx_clk_gate("cspi1_ipg_gate", "ipg", CCM_PCCR0, 4);
92
-
clk[cspi2_ipg_gate] = imx_clk_gate("cspi2_ipg_gate", "ipg", CCM_PCCR0, 5);
93
-
clk[ssi1_gate] = imx_clk_gate("ssi1_gate", "ipg", CCM_PCCR0, 6);
94
-
clk[ssi2_gate] = imx_clk_gate("ssi2_gate", "ipg", CCM_PCCR0, 7);
95
-
clk[sdhc1_ipg_gate] = imx_clk_gate("sdhc1_ipg_gate", "ipg", CCM_PCCR0, 9);
96
-
clk[sdhc2_ipg_gate] = imx_clk_gate("sdhc2_ipg_gate", "ipg", CCM_PCCR0, 10);
97
-
clk[gpio_gate] = imx_clk_gate("gpio_gate", "ipg", CCM_PCCR0, 11);
98
-
clk[i2c_gate] = imx_clk_gate("i2c_gate", "ipg", CCM_PCCR0, 12);
99
-
clk[dma_gate] = imx_clk_gate("dma_gate", "ipg", CCM_PCCR0, 13);
100
-
clk[usb_gate] = imx_clk_gate("usb_gate", "usb_div", CCM_PCCR0, 14);
101
-
clk[emma_gate] = imx_clk_gate("emma_gate", "ipg", CCM_PCCR0, 15);
102
-
clk[ssi2_baud_gate] = imx_clk_gate("ssi2_baud_gate", "ipg", CCM_PCCR0, 16);
103
-
clk[ssi1_baud_gate] = imx_clk_gate("ssi1_baud_gate", "ipg", CCM_PCCR0, 17);
104
-
clk[lcdc_ipg_gate] = imx_clk_gate("lcdc_ipg_gate", "ipg", CCM_PCCR0, 18);
105
-
clk[nfc_gate] = imx_clk_gate("nfc_gate", "nfc_div", CCM_PCCR0, 19);
106
-
clk[slcdc_hclk_gate] = imx_clk_gate("slcdc_hclk_gate", "hclk", CCM_PCCR0, 21);
107
-
clk[per4_gate] = imx_clk_gate("per4_gate", "per4", CCM_PCCR0, 22);
108
-
clk[bmi_gate] = imx_clk_gate("bmi_gate", "hclk", CCM_PCCR0, 23);
109
-
clk[usb_hclk_gate] = imx_clk_gate("usb_hclk_gate", "hclk", CCM_PCCR0, 24);
110
-
clk[slcdc_gate] = imx_clk_gate("slcdc_gate", "hclk", CCM_PCCR0, 25);
111
-
clk[lcdc_hclk_gate] = imx_clk_gate("lcdc_hclk_gate", "hclk", CCM_PCCR0, 26);
112
-
clk[emma_hclk_gate] = imx_clk_gate("emma_hclk_gate", "hclk", CCM_PCCR0, 27);
113
-
clk[brom_gate] = imx_clk_gate("brom_gate", "hclk", CCM_PCCR0, 28);
114
-
clk[dma_hclk_gate] = imx_clk_gate("dma_hclk_gate", "hclk", CCM_PCCR0, 30);
115
-
clk[csi_hclk_gate] = imx_clk_gate("csi_hclk_gate", "hclk", CCM_PCCR0, 31);
116
-
117
-
clk[cspi3_ipg_gate] = imx_clk_gate("cspi3_ipg_gate", "ipg", CCM_PCCR1, 23);
118
-
clk[wdog_gate] = imx_clk_gate("wdog_gate", "ipg", CCM_PCCR1, 24);
119
-
clk[gpt1_ipg_gate] = imx_clk_gate("gpt1_ipg_gate", "ipg", CCM_PCCR1, 25);
120
-
clk[gpt2_ipg_gate] = imx_clk_gate("gpt2_ipg_gate", "ipg", CCM_PCCR1, 26);
121
-
clk[gpt3_ipg_gate] = imx_clk_gate("gpt3_ipg_gate", "ipg", CCM_PCCR1, 27);
122
-
clk[pwm_ipg_gate] = imx_clk_gate("pwm_ipg_gate", "ipg", CCM_PCCR1, 28);
123
-
clk[rtc_gate] = imx_clk_gate("rtc_gate", "ipg", CCM_PCCR1, 29);
124
-
clk[kpp_gate] = imx_clk_gate("kpp_gate", "ipg", CCM_PCCR1, 30);
125
-
clk[owire_gate] = imx_clk_gate("owire_gate", "ipg", CCM_PCCR1, 31);
126
-
127
-
imx_check_clocks(clk, ARRAY_SIZE(clk));
128
-
129
-
clk_register_clkdev(clk[per1], "per", "imx21-uart.0");
130
-
clk_register_clkdev(clk[uart1_ipg_gate], "ipg", "imx21-uart.0");
131
-
clk_register_clkdev(clk[per1], "per", "imx21-uart.1");
132
-
clk_register_clkdev(clk[uart2_ipg_gate], "ipg", "imx21-uart.1");
133
-
clk_register_clkdev(clk[per1], "per", "imx21-uart.2");
134
-
clk_register_clkdev(clk[uart3_ipg_gate], "ipg", "imx21-uart.2");
135
-
clk_register_clkdev(clk[per1], "per", "imx21-uart.3");
136
-
clk_register_clkdev(clk[uart4_ipg_gate], "ipg", "imx21-uart.3");
137
-
clk_register_clkdev(clk[gpt1_ipg_gate], "ipg", "imx-gpt.0");
138
-
clk_register_clkdev(clk[per1], "per", "imx-gpt.0");
139
-
clk_register_clkdev(clk[per2], "per", "imx21-cspi.0");
140
-
clk_register_clkdev(clk[cspi1_ipg_gate], "ipg", "imx21-cspi.0");
141
-
clk_register_clkdev(clk[per2], "per", "imx21-cspi.1");
142
-
clk_register_clkdev(clk[cspi2_ipg_gate], "ipg", "imx21-cspi.1");
143
-
clk_register_clkdev(clk[per2], "per", "imx21-cspi.2");
144
-
clk_register_clkdev(clk[cspi3_ipg_gate], "ipg", "imx21-cspi.2");
145
-
clk_register_clkdev(clk[per3], "per", "imx21-fb.0");
146
-
clk_register_clkdev(clk[lcdc_ipg_gate], "ipg", "imx21-fb.0");
147
-
clk_register_clkdev(clk[lcdc_hclk_gate], "ahb", "imx21-fb.0");
148
-
clk_register_clkdev(clk[usb_gate], "per", "imx21-hcd.0");
149
-
clk_register_clkdev(clk[usb_hclk_gate], "ahb", "imx21-hcd.0");
150
-
clk_register_clkdev(clk[nfc_gate], NULL, "imx21-nand.0");
151
-
clk_register_clkdev(clk[dma_hclk_gate], "ahb", "imx21-dma");
152
-
clk_register_clkdev(clk[dma_gate], "ipg", "imx21-dma");
153
-
clk_register_clkdev(clk[wdog_gate], NULL, "imx2-wdt.0");
154
-
clk_register_clkdev(clk[i2c_gate], NULL, "imx21-i2c.0");
155
-
clk_register_clkdev(clk[owire_gate], NULL, "mxc_w1.0");
128
+
clk_register_clkdev(clk[IMX21_CLK_PER1], "per", "imx21-uart.0");
129
+
clk_register_clkdev(clk[IMX21_CLK_UART1_IPG_GATE], "ipg", "imx21-uart.0");
130
+
clk_register_clkdev(clk[IMX21_CLK_PER1], "per", "imx21-uart.1");
131
+
clk_register_clkdev(clk[IMX21_CLK_UART2_IPG_GATE], "ipg", "imx21-uart.1");
132
+
clk_register_clkdev(clk[IMX21_CLK_PER1], "per", "imx21-uart.2");
133
+
clk_register_clkdev(clk[IMX21_CLK_UART3_IPG_GATE], "ipg", "imx21-uart.2");
134
+
clk_register_clkdev(clk[IMX21_CLK_PER1], "per", "imx21-uart.3");
135
+
clk_register_clkdev(clk[IMX21_CLK_UART4_IPG_GATE], "ipg", "imx21-uart.3");
136
+
clk_register_clkdev(clk[IMX21_CLK_GPT1_IPG_GATE], "ipg", "imx-gpt.0");
137
+
clk_register_clkdev(clk[IMX21_CLK_PER1], "per", "imx-gpt.0");
138
+
clk_register_clkdev(clk[IMX21_CLK_PER2], "per", "imx21-cspi.0");
139
+
clk_register_clkdev(clk[IMX21_CLK_CSPI1_IPG_GATE], "ipg", "imx21-cspi.0");
140
+
clk_register_clkdev(clk[IMX21_CLK_PER2], "per", "imx21-cspi.1");
141
+
clk_register_clkdev(clk[IMX21_CLK_CSPI2_IPG_GATE], "ipg", "imx21-cspi.1");
142
+
clk_register_clkdev(clk[IMX21_CLK_PER2], "per", "imx21-cspi.2");
143
+
clk_register_clkdev(clk[IMX21_CLK_CSPI3_IPG_GATE], "ipg", "imx21-cspi.2");
144
+
clk_register_clkdev(clk[IMX21_CLK_PER3], "per", "imx21-fb.0");
145
+
clk_register_clkdev(clk[IMX21_CLK_LCDC_IPG_GATE], "ipg", "imx21-fb.0");
146
+
clk_register_clkdev(clk[IMX21_CLK_LCDC_HCLK_GATE], "ahb", "imx21-fb.0");
147
+
clk_register_clkdev(clk[IMX21_CLK_USB_GATE], "per", "imx21-hcd.0");
148
+
clk_register_clkdev(clk[IMX21_CLK_USB_HCLK_GATE], "ahb", "imx21-hcd.0");
149
+
clk_register_clkdev(clk[IMX21_CLK_NFC_GATE], NULL, "imx21-nand.0");
150
+
clk_register_clkdev(clk[IMX21_CLK_DMA_HCLK_GATE], "ahb", "imx21-dma");
151
+
clk_register_clkdev(clk[IMX21_CLK_DMA_GATE], "ipg", "imx21-dma");
152
+
clk_register_clkdev(clk[IMX21_CLK_WDOG_GATE], NULL, "imx2-wdt.0");
153
+
clk_register_clkdev(clk[IMX21_CLK_I2C_GATE], NULL, "imx21-i2c.0");
154
+
clk_register_clkdev(clk[IMX21_CLK_OWIRE_GATE], NULL, "mxc_w1.0");
156
155
157
156
mxc_timer_init(MX21_IO_ADDRESS(MX21_GPT1_BASE_ADDR), MX21_INT_GPT1);
158
157
159
158
return 0;
160
159
}
160
+
161
+
static void __init mx21_clocks_init_dt(struct device_node *np)
162
+
{
163
+
ccm = of_iomap(np, 0);
164
+
165
+
_mx21_clocks_init(32768, 26000000);
166
+
167
+
clk_data.clks = clk;
168
+
clk_data.clk_num = ARRAY_SIZE(clk);
169
+
of_clk_add_provider(np, of_clk_src_onecell_get, &clk_data);
170
+
171
+
mxc_timer_init_dt(of_find_compatible_node(NULL, NULL, "fsl,imx1-gpt"));
172
+
}
173
+
CLK_OF_DECLARE(imx27_ccm, "fsl,imx21-ccm", mx21_clocks_init_dt);
+80
include/dt-bindings/clock/imx21-clock.h
+80
include/dt-bindings/clock/imx21-clock.h
···
1
+
/*
2
+
* Copyright (C) 2014 Alexander Shiyan <shc_work@mail.ru>
3
+
*
4
+
* This program is free software; you can redistribute it and/or modify
5
+
* it under the terms of the GNU General Public License version 2 as
6
+
* published by the Free Software Foundation.
7
+
*
8
+
*/
9
+
10
+
#ifndef __DT_BINDINGS_CLOCK_IMX21_H
11
+
#define __DT_BINDINGS_CLOCK_IMX21_H
12
+
13
+
#define IMX21_CLK_DUMMY 0
14
+
#define IMX21_CLK_CKIL 1
15
+
#define IMX21_CLK_CKIH 2
16
+
#define IMX21_CLK_FPM 3
17
+
#define IMX21_CLK_CKIH_DIV1P5 4
18
+
#define IMX21_CLK_MPLL_GATE 5
19
+
#define IMX21_CLK_SPLL_GATE 6
20
+
#define IMX21_CLK_FPM_GATE 7
21
+
#define IMX21_CLK_CKIH_GATE 8
22
+
#define IMX21_CLK_MPLL_OSC_SEL 9
23
+
#define IMX21_CLK_IPG 10
24
+
#define IMX21_CLK_HCLK 11
25
+
#define IMX21_CLK_MPLL_SEL 12
26
+
#define IMX21_CLK_SPLL_SEL 13
27
+
#define IMX21_CLK_SSI1_SEL 14
28
+
#define IMX21_CLK_SSI2_SEL 15
29
+
#define IMX21_CLK_USB_DIV 16
30
+
#define IMX21_CLK_FCLK 17
31
+
#define IMX21_CLK_MPLL 18
32
+
#define IMX21_CLK_SPLL 19
33
+
#define IMX21_CLK_NFC_DIV 20
34
+
#define IMX21_CLK_SSI1_DIV 21
35
+
#define IMX21_CLK_SSI2_DIV 22
36
+
#define IMX21_CLK_PER1 23
37
+
#define IMX21_CLK_PER2 24
38
+
#define IMX21_CLK_PER3 25
39
+
#define IMX21_CLK_PER4 26
40
+
#define IMX21_CLK_UART1_IPG_GATE 27
41
+
#define IMX21_CLK_UART2_IPG_GATE 28
42
+
#define IMX21_CLK_UART3_IPG_GATE 29
43
+
#define IMX21_CLK_UART4_IPG_GATE 30
44
+
#define IMX21_CLK_CSPI1_IPG_GATE 31
45
+
#define IMX21_CLK_CSPI2_IPG_GATE 32
46
+
#define IMX21_CLK_SSI1_GATE 33
47
+
#define IMX21_CLK_SSI2_GATE 34
48
+
#define IMX21_CLK_SDHC1_IPG_GATE 35
49
+
#define IMX21_CLK_SDHC2_IPG_GATE 36
50
+
#define IMX21_CLK_GPIO_GATE 37
51
+
#define IMX21_CLK_I2C_GATE 38
52
+
#define IMX21_CLK_DMA_GATE 39
53
+
#define IMX21_CLK_USB_GATE 40
54
+
#define IMX21_CLK_EMMA_GATE 41
55
+
#define IMX21_CLK_SSI2_BAUD_GATE 42
56
+
#define IMX21_CLK_SSI1_BAUD_GATE 43
57
+
#define IMX21_CLK_LCDC_IPG_GATE 44
58
+
#define IMX21_CLK_NFC_GATE 45
59
+
#define IMX21_CLK_LCDC_HCLK_GATE 46
60
+
#define IMX21_CLK_PER4_GATE 47
61
+
#define IMX21_CLK_BMI_GATE 48
62
+
#define IMX21_CLK_USB_HCLK_GATE 49
63
+
#define IMX21_CLK_SLCDC_GATE 50
64
+
#define IMX21_CLK_SLCDC_HCLK_GATE 51
65
+
#define IMX21_CLK_EMMA_HCLK_GATE 52
66
+
#define IMX21_CLK_BROM_GATE 53
67
+
#define IMX21_CLK_DMA_HCLK_GATE 54
68
+
#define IMX21_CLK_CSI_HCLK_GATE 55
69
+
#define IMX21_CLK_CSPI3_IPG_GATE 56
70
+
#define IMX21_CLK_WDOG_GATE 57
71
+
#define IMX21_CLK_GPT1_IPG_GATE 58
72
+
#define IMX21_CLK_GPT2_IPG_GATE 59
73
+
#define IMX21_CLK_GPT3_IPG_GATE 60
74
+
#define IMX21_CLK_PWM_IPG_GATE 61
75
+
#define IMX21_CLK_RTC_GATE 62
76
+
#define IMX21_CLK_KPP_GATE 63
77
+
#define IMX21_CLK_OWIRE_GATE 64
78
+
#define IMX21_CLK_MAX 65
79
+
80
+
#endif