tjh.dev
Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel
os
linux
dt-bindings: pinctrl: Add DT bindings for Renesas RZ/V2M pinctrl
Add device tree binding documentation and header file for Renesas
RZ/V2M pinctrl.
Signed-off-by: Phil Edworthy <phil.edworthy@renesas.com>
Reviewed-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Reviewed-by: Rob Herring <robh@kernel.org>
Link: https://lore.kernel.org/r/20220624084833.22605-2-phil.edworthy@renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
authored by
Phil Edworthy
and committed by
Geert Uytterhoeven
34e3b69b
2f805cba
+193
+170
Documentation/devicetree/bindings/pinctrl/renesas,rzv2m-pinctrl.yaml
+170
Documentation/devicetree/bindings/pinctrl/renesas,rzv2m-pinctrl.yaml
···
1
+
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
2
+
%YAML 1.2
3
+
---
4
+
$id: http://devicetree.org/schemas/pinctrl/renesas,rzv2m-pinctrl.yaml#
5
+
$schema: http://devicetree.org/meta-schemas/core.yaml#
6
+
7
+
title: Renesas RZ/V2M combined Pin and GPIO controller
8
+
9
+
maintainers:
10
+
- Geert Uytterhoeven <geert+renesas@glider.be>
11
+
- Phil Edworthy <phil.edworthy@renesas.com>
12
+
13
+
description:
14
+
The Renesas RZ/V2M SoC features a combined Pin and GPIO controller.
15
+
Pin multiplexing and GPIO configuration is performed on a per-pin basis.
16
+
Each port features up to 16 pins, each of them configurable for GPIO function
17
+
(port mode) or in alternate function mode.
18
+
Up to 8 different alternate function modes exist for each single pin.
19
+
20
+
properties:
21
+
compatible:
22
+
const: renesas,r9a09g011-pinctrl # RZ/V2M
23
+
24
+
reg:
25
+
maxItems: 1
26
+
27
+
gpio-controller: true
28
+
29
+
'#gpio-cells':
30
+
const: 2
31
+
description:
32
+
The first cell contains the global GPIO port index, constructed using the
33
+
RZV2M_GPIO() helper macro in <dt-bindings/pinctrl/rzv2m-pinctrl.h> and the
34
+
second cell represents consumer flag as mentioned in ../gpio/gpio.txt
35
+
E.g. "RZV2M_GPIO(8, 1)" for P8_1.
36
+
37
+
gpio-ranges:
38
+
maxItems: 1
39
+
40
+
interrupts:
41
+
description: INEXINT[0..38] corresponding to individual pin inputs.
42
+
maxItems: 39
43
+
44
+
clocks:
45
+
maxItems: 1
46
+
47
+
power-domains:
48
+
maxItems: 1
49
+
50
+
resets:
51
+
maxItems: 1
52
+
53
+
additionalProperties:
54
+
anyOf:
55
+
- type: object
56
+
allOf:
57
+
- $ref: pincfg-node.yaml#
58
+
- $ref: pinmux-node.yaml#
59
+
60
+
description:
61
+
Pin controller client devices use pin configuration subnodes (children
62
+
and grandchildren) for desired pin configuration.
63
+
Client device subnodes use below standard properties.
64
+
65
+
properties:
66
+
phandle: true
67
+
pinmux:
68
+
description:
69
+
Values are constructed from GPIO port number, pin number, and
70
+
alternate function configuration number using the RZV2M_PORT_PINMUX()
71
+
helper macro in <dt-bindings/pinctrl/rzv2m-pinctrl.h>.
72
+
pins: true
73
+
bias-disable: true
74
+
bias-pull-down: true
75
+
bias-pull-up: true
76
+
drive-strength-microamp:
77
+
# Superset of supported values
78
+
enum: [ 1600, 1800, 2000, 3200, 3800, 4000, 6400, 7800, 8000,
79
+
9000, 9600, 11000, 12000, 13000, 18000 ]
80
+
slew-rate:
81
+
description: 0 is slow slew rate, 1 is fast slew rate
82
+
enum: [ 0, 1 ]
83
+
gpio-hog: true
84
+
gpios: true
85
+
output-high: true
86
+
output-low: true
87
+
line-name: true
88
+
89
+
- type: object
90
+
properties:
91
+
phandle: true
92
+
93
+
additionalProperties:
94
+
$ref: "#/additionalProperties/anyOf/0"
95
+
96
+
allOf:
97
+
- $ref: "pinctrl.yaml#"
98
+
99
+
required:
100
+
- compatible
101
+
- reg
102
+
- gpio-controller
103
+
- '#gpio-cells'
104
+
- gpio-ranges
105
+
- interrupts
106
+
- clocks
107
+
- power-domains
108
+
- resets
109
+
110
+
examples:
111
+
- |
112
+
#include <dt-bindings/pinctrl/rzv2m-pinctrl.h>
113
+
#include <dt-bindings/clock/r9a09g011-cpg.h>
114
+
#include <dt-bindings/interrupt-controller/arm-gic.h>
115
+
116
+
pinctrl: pinctrl@b6250000 {
117
+
compatible = "renesas,r9a09g011-pinctrl";
118
+
reg = <0xb6250000 0x800>;
119
+
120
+
gpio-controller;
121
+
#gpio-cells = <2>;
122
+
gpio-ranges = <&pinctrl 0 0 352>;
123
+
interrupts = <GIC_SPI 68 IRQ_TYPE_LEVEL_HIGH>,
124
+
<GIC_SPI 69 IRQ_TYPE_LEVEL_HIGH>,
125
+
<GIC_SPI 70 IRQ_TYPE_LEVEL_HIGH>,
126
+
<GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>,
127
+
<GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>,
128
+
<GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH>,
129
+
<GIC_SPI 74 IRQ_TYPE_LEVEL_HIGH>,
130
+
<GIC_SPI 75 IRQ_TYPE_LEVEL_HIGH>,
131
+
<GIC_SPI 76 IRQ_TYPE_LEVEL_HIGH>,
132
+
<GIC_SPI 77 IRQ_TYPE_LEVEL_HIGH>,
133
+
<GIC_SPI 78 IRQ_TYPE_LEVEL_HIGH>,
134
+
<GIC_SPI 79 IRQ_TYPE_LEVEL_HIGH>,
135
+
<GIC_SPI 80 IRQ_TYPE_LEVEL_HIGH>,
136
+
<GIC_SPI 81 IRQ_TYPE_LEVEL_HIGH>,
137
+
<GIC_SPI 82 IRQ_TYPE_LEVEL_HIGH>,
138
+
<GIC_SPI 83 IRQ_TYPE_LEVEL_HIGH>,
139
+
<GIC_SPI 84 IRQ_TYPE_LEVEL_HIGH>,
140
+
<GIC_SPI 85 IRQ_TYPE_LEVEL_HIGH>,
141
+
<GIC_SPI 86 IRQ_TYPE_LEVEL_HIGH>,
142
+
<GIC_SPI 87 IRQ_TYPE_LEVEL_HIGH>,
143
+
<GIC_SPI 88 IRQ_TYPE_LEVEL_HIGH>,
144
+
<GIC_SPI 89 IRQ_TYPE_LEVEL_HIGH>,
145
+
<GIC_SPI 90 IRQ_TYPE_LEVEL_HIGH>,
146
+
<GIC_SPI 91 IRQ_TYPE_LEVEL_HIGH>,
147
+
<GIC_SPI 92 IRQ_TYPE_LEVEL_HIGH>,
148
+
<GIC_SPI 93 IRQ_TYPE_LEVEL_HIGH>,
149
+
<GIC_SPI 94 IRQ_TYPE_LEVEL_HIGH>,
150
+
<GIC_SPI 95 IRQ_TYPE_LEVEL_HIGH>,
151
+
<GIC_SPI 96 IRQ_TYPE_LEVEL_HIGH>,
152
+
<GIC_SPI 97 IRQ_TYPE_LEVEL_HIGH>,
153
+
<GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH>,
154
+
<GIC_SPI 99 IRQ_TYPE_LEVEL_HIGH>,
155
+
<GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH>,
156
+
<GIC_SPI 101 IRQ_TYPE_LEVEL_HIGH>,
157
+
<GIC_SPI 102 IRQ_TYPE_LEVEL_HIGH>,
158
+
<GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>,
159
+
<GIC_SPI 104 IRQ_TYPE_LEVEL_HIGH>,
160
+
<GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH>,
161
+
<GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>;
162
+
clocks = <&cpg CPG_MOD R9A09G011_PFC_PCLK>;
163
+
resets = <&cpg R9A09G011_PFC_PRESETN>;
164
+
power-domains = <&cpg>;
165
+
166
+
i2c2_pins: i2c2 {
167
+
pinmux = <RZV2M_PORT_PINMUX(3, 8, 2)>, /* SDA */
168
+
<RZV2M_PORT_PINMUX(3, 9, 2)>; /* SCL */
169
+
};
170
+
};
+23
include/dt-bindings/pinctrl/rzv2m-pinctrl.h
+23
include/dt-bindings/pinctrl/rzv2m-pinctrl.h
···
1
+
/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
2
+
/*
3
+
* This header provides constants for Renesas RZ/V2M pinctrl bindings.
4
+
*
5
+
* Copyright (C) 2022 Renesas Electronics Corp.
6
+
*
7
+
*/
8
+
9
+
#ifndef __DT_BINDINGS_RZV2M_PINCTRL_H
10
+
#define __DT_BINDINGS_RZV2M_PINCTRL_H
11
+
12
+
#define RZV2M_PINS_PER_PORT 16
13
+
14
+
/*
15
+
* Create the pin index from its bank and position numbers and store in
16
+
* the upper 16 bits the alternate function identifier
17
+
*/
18
+
#define RZV2M_PORT_PINMUX(b, p, f) ((b) * RZV2M_PINS_PER_PORT + (p) | ((f) << 16))
19
+
20
+
/* Convert a port and pin label to its global pin index */
21
+
#define RZV2M_GPIO(port, pin) ((port) * RZV2M_PINS_PER_PORT + (pin))
22
+
23
+
#endif /* __DT_BINDINGS_RZV2M_PINCTRL_H */