tjh.dev
Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel
os
linux
drm/amdgpu: Add umc v8_14_0 ip headers
Add umc v8_14_0 ip headers.
Signed-off-by: Candice Li <candice.li@amd.com>
Reviewed-by: Hawking Zhang <Hawking.Zhang@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
authored by
Candice Li
and committed by
Alex Deucher
334a8158
2c2b84f1
+66
+29
drivers/gpu/drm/amd/include/asic_reg/umc/umc_8_14_0_offset.h
+29
drivers/gpu/drm/amd/include/asic_reg/umc/umc_8_14_0_offset.h
···
1
+
/*
2
+
* Copyright (C) 2024 Advanced Micro Devices, Inc.
3
+
*
4
+
* Permission is hereby granted, free of charge, to any person obtaining a
5
+
* copy of this software and associated documentation files (the "Software"),
6
+
* to deal in the Software without restriction, including without limitation
7
+
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
8
+
* and/or sell copies of the Software, and to permit persons to whom the
9
+
* Software is furnished to do so, subject to the following conditions:
10
+
*
11
+
* The above copyright notice and this permission notice shall be included
12
+
* in all copies or substantial portions of the Software.
13
+
*
14
+
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
15
+
* OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16
+
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17
+
* THE COPYRIGHT HOLDER(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN
18
+
* AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
19
+
* CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
20
+
*/
21
+
#ifndef _umc_8_14_0_OFFSET_HEADER
22
+
#define _umc_8_14_0_OFFSET_HEADER
23
+
24
+
#define regUMCCH0_GeccErrCntSel 0x0328
25
+
#define regUMCCH0_GeccErrCntSel_BASE_IDX 0
26
+
#define regUMCCH0_GeccErrCnt 0x0329
27
+
#define regUMCCH0_GeccErrCnt_BASE_IDX 0
28
+
29
+
#endif
+37
drivers/gpu/drm/amd/include/asic_reg/umc/umc_8_14_0_sh_mask.h
+37
drivers/gpu/drm/amd/include/asic_reg/umc/umc_8_14_0_sh_mask.h
···
1
+
/*
2
+
* Copyright (C) 2024 Advanced Micro Devices, Inc.
3
+
*
4
+
* Permission is hereby granted, free of charge, to any person obtaining a
5
+
* copy of this software and associated documentation files (the "Software"),
6
+
* to deal in the Software without restriction, including without limitation
7
+
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
8
+
* and/or sell copies of the Software, and to permit persons to whom the
9
+
* Software is furnished to do so, subject to the following conditions:
10
+
*
11
+
* The above copyright notice and this permission notice shall be included
12
+
* in all copies or substantial portions of the Software.
13
+
*
14
+
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
15
+
* OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16
+
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17
+
* THE COPYRIGHT HOLDER(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN
18
+
* AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
19
+
* CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
20
+
*/
21
+
#ifndef _umc_8_14_0_SH_MASK_HEADER
22
+
#define _umc_8_14_0_SH_MASK_HEADER
23
+
24
+
//UMCCH0_GeccErrCntSel
25
+
#define UMCCH0_GeccErrCntSel__GeccErrInt__SHIFT 0xc
26
+
#define UMCCH0_GeccErrCntSel__GeccErrCntEn__SHIFT 0xf
27
+
#define UMCCH0_GeccErrCntSel__PoisonCntEn__SHIFT 0x10
28
+
#define UMCCH0_GeccErrCntSel__GeccErrInt_MASK 0x00003000L
29
+
#define UMCCH0_GeccErrCntSel__GeccErrCntEn_MASK 0x00008000L
30
+
#define UMCCH0_GeccErrCntSel__PoisonCntEn_MASK 0x00030000L
31
+
//UMCCH0_GeccErrCnt
32
+
#define UMCCH0_GeccErrCnt__GeccErrCnt__SHIFT 0x0
33
+
#define UMCCH0_GeccErrCnt__GeccUnCorrErrCnt__SHIFT 0x10
34
+
#define UMCCH0_GeccErrCnt__GeccErrCnt_MASK 0x0000FFFFL
35
+
#define UMCCH0_GeccErrCnt__GeccUnCorrErrCnt_MASK 0xFFFF0000L
36
+
37
+
#endif