tjh.dev
Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel
os
linux
drm/i915: Document which platforms have which CRC registers
Sprinkle some comments around to indicate which CRC registers
are valid for which platforms.
Signed-off-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20240531115342.2763-6-ville.syrjala@linux.intel.com
Reviewed-by: Jani Nikula <jani.nikula@intel.com>
+7
-2
+7
-2
drivers/gpu/drm/i915/display/intel_pipe_crc_regs.h
+7
-2
drivers/gpu/drm/i915/display/intel_pipe_crc_regs.h
···
66
66
#define _PIPE_CRC_RES_BLUE_A 0x60068
67
67
#define PIPE_CRC_RES_BLUE(dev_priv, pipe) _MMIO_TRANS2(dev_priv, pipe, _PIPE_CRC_RES_BLUE_A)
68
68
69
-
#define _PIPE_CRC_RES_RES1_A_I915 0x6006c
69
+
#define _PIPE_CRC_RES_RES1_A_I915 0x6006c /* i915+ */
70
70
#define PIPE_CRC_RES_RES1_I915(dev_priv, pipe) _MMIO_TRANS2(dev_priv, pipe, _PIPE_CRC_RES_RES1_A_I915)
71
71
72
-
#define _PIPE_CRC_RES_RES2_A_G4X 0x60080
72
+
#define _PIPE_CRC_RES_RES2_A_G4X 0x60080 /* g4x+ */
73
73
#define PIPE_CRC_RES_RES2_G4X(dev_priv, pipe) _MMIO_TRANS2(dev_priv, pipe, _PIPE_CRC_RES_RES2_A_G4X)
74
74
75
+
/* ivb */
75
76
#define _PIPE_CRC_RES_1_A_IVB 0x60064
76
77
#define _PIPE_CRC_RES_1_B_IVB 0x61064
77
78
#define PIPE_CRC_RES_1_IVB(pipe) _MMIO_PIPE(pipe, _PIPE_CRC_RES_1_A_IVB, _PIPE_CRC_RES_1_B_IVB)
78
79
80
+
/* ivb */
79
81
#define _PIPE_CRC_RES_2_A_IVB 0x60068
80
82
#define _PIPE_CRC_RES_2_B_IVB 0x61068
81
83
#define PIPE_CRC_RES_2_IVB(pipe) _MMIO_PIPE(pipe, _PIPE_CRC_RES_2_A_IVB, _PIPE_CRC_RES_2_B_IVB)
82
84
85
+
/* ivb */
83
86
#define _PIPE_CRC_RES_3_A_IVB 0x6006c
84
87
#define _PIPE_CRC_RES_3_B_IVB 0x6106c
85
88
#define PIPE_CRC_RES_3_IVB(pipe) _MMIO_PIPE(pipe, _PIPE_CRC_RES_3_A_IVB, _PIPE_CRC_RES_3_B_IVB)
86
89
90
+
/* ivb */
87
91
#define _PIPE_CRC_RES_4_A_IVB 0x60070
88
92
#define _PIPE_CRC_RES_4_B_IVB 0x61070
89
93
#define PIPE_CRC_RES_4_IVB(pipe) _MMIO_PIPE(pipe, _PIPE_CRC_RES_4_A_IVB, _PIPE_CRC_RES_4_B_IVB)
90
94
95
+
/* ivb */
91
96
#define _PIPE_CRC_RES_5_A_IVB 0x60074
92
97
#define _PIPE_CRC_RES_5_B_IVB 0x61074
93
98
#define PIPE_CRC_RES_5_IVB(pipe) _MMIO_PIPE(pipe, _PIPE_CRC_RES_5_A_IVB, _PIPE_CRC_RES_5_B_IVB)