tjh.dev
Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel
os
linux
dt-bindings: irqchip: renesas-rza1-irqc: Convert to json-schema
Convert the Renesas RZ/A1 Interrupt Controller Device Tree binding
documentation to json-schema.
Reviewed-by: Niklas Söderlund <niklas.soderlund+renesas@ragnatech.se>
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Signed-off-by: Rob Herring <robh@kernel.org>
authored by
Geert Uytterhoeven
and committed by
Rob Herring
2f6e6e11
b3a9e3b9
+80
-43
-43
Documentation/devicetree/bindings/interrupt-controller/renesas,rza1-irqc.txt
-43
Documentation/devicetree/bindings/interrupt-controller/renesas,rza1-irqc.txt
···
1
-
DT bindings for the Renesas RZ/A1 Interrupt Controller
2
-
3
-
The RZ/A1 Interrupt Controller is a front-end for the GIC found on Renesas
4
-
RZ/A1 and RZ/A2 SoCs:
5
-
- IRQ sense select for 8 external interrupts, 1:1-mapped to 8 GIC SPI
6
-
interrupts,
7
-
- NMI edge select.
8
-
9
-
Required properties:
10
-
- compatible: Must be "renesas,<soctype>-irqc", and "renesas,rza1-irqc" as
11
-
fallback.
12
-
Examples with soctypes are:
13
-
- "renesas,r7s72100-irqc" (RZ/A1H)
14
-
- "renesas,r7s9210-irqc" (RZ/A2M)
15
-
- #interrupt-cells: Must be 2 (an interrupt index and flags, as defined
16
-
in interrupts.txt in this directory)
17
-
- #address-cells: Must be zero
18
-
- interrupt-controller: Marks the device as an interrupt controller
19
-
- reg: Base address and length of the memory resource used by the interrupt
20
-
controller
21
-
- interrupt-map: Specifies the mapping from external interrupts to GIC
22
-
interrupts
23
-
- interrupt-map-mask: Must be <7 0>
24
-
25
-
Example:
26
-
27
-
irqc: interrupt-controller@fcfef800 {
28
-
compatible = "renesas,r7s72100-irqc", "renesas,rza1-irqc";
29
-
#interrupt-cells = <2>;
30
-
#address-cells = <0>;
31
-
interrupt-controller;
32
-
reg = <0xfcfef800 0x6>;
33
-
interrupt-map =
34
-
<0 0 &gic GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>,
35
-
<1 0 &gic GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>,
36
-
<2 0 &gic GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>,
37
-
<3 0 &gic GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>,
38
-
<4 0 &gic GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>,
39
-
<5 0 &gic GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>,
40
-
<6 0 &gic GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>,
41
-
<7 0 &gic GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>;
42
-
interrupt-map-mask = <7 0>;
43
-
};
+80
Documentation/devicetree/bindings/interrupt-controller/renesas,rza1-irqc.yaml
+80
Documentation/devicetree/bindings/interrupt-controller/renesas,rza1-irqc.yaml
···
1
+
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
2
+
%YAML 1.2
3
+
---
4
+
$id: http://devicetree.org/schemas/interrupt-controller/renesas,rza1-irqc.yaml#
5
+
$schema: http://devicetree.org/meta-schemas/core.yaml#
6
+
7
+
title: Renesas RZ/A1 Interrupt Controller
8
+
9
+
maintainers:
10
+
- Chris Brandt <chris.brandt@renesas.com>
11
+
- Geert Uytterhoeven <geert+renesas@glider.be>
12
+
13
+
description: |
14
+
The RZ/A1 Interrupt Controller is a front-end for the GIC found on Renesas RZ/A1 and
15
+
RZ/A2 SoCs:
16
+
- IRQ sense select for 8 external interrupts, 1:1-mapped to 8 GIC SPI interrupts,
17
+
- NMI edge select.
18
+
19
+
allOf:
20
+
- $ref: /schemas/interrupt-controller.yaml#
21
+
22
+
properties:
23
+
compatible:
24
+
items:
25
+
- enum:
26
+
- renesas,r7s72100-irqc # RZ/A1H
27
+
- renesas,r7s9210-irqc # RZ/A2M
28
+
- const: renesas,rza1-irqc
29
+
30
+
'#interrupt-cells':
31
+
const: 2
32
+
33
+
'#address-cells':
34
+
const: 0
35
+
36
+
interrupt-controller: true
37
+
38
+
reg:
39
+
maxItems: 1
40
+
41
+
interrupt-map:
42
+
maxItems: 8
43
+
description: Specifies the mapping from external interrupts to GIC interrupts.
44
+
45
+
interrupt-map-mask:
46
+
items:
47
+
- const: 7
48
+
- const: 0
49
+
50
+
required:
51
+
- compatible
52
+
- '#interrupt-cells'
53
+
- '#address-cells'
54
+
- interrupt-controller
55
+
- reg
56
+
- interrupt-map
57
+
- interrupt-map-mask
58
+
59
+
additionalProperties: false
60
+
61
+
examples:
62
+
- |
63
+
#include <dt-bindings/interrupt-controller/arm-gic.h>
64
+
irqc: interrupt-controller@fcfef800 {
65
+
compatible = "renesas,r7s72100-irqc", "renesas,rza1-irqc";
66
+
#interrupt-cells = <2>;
67
+
#address-cells = <0>;
68
+
interrupt-controller;
69
+
reg = <0xfcfef800 0x6>;
70
+
interrupt-map =
71
+
<0 0 &gic GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>,
72
+
<1 0 &gic GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>,
73
+
<2 0 &gic GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>,
74
+
<3 0 &gic GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>,
75
+
<4 0 &gic GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>,
76
+
<5 0 &gic GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>,
77
+
<6 0 &gic GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>,
78
+
<7 0 &gic GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>;
79
+
interrupt-map-mask = <7 0>;
80
+
};