Linux kernel mirror (for testing) git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel os linux

dt-bindings: display: mediatek,ufoe: Add mediatek,gce-client-reg property

Currently, users of Mediatek UFOe (Unified Frame Optimization engine) DT
bindings set mediatek,gce-client-reg node property, which is missing from
the DT schema.

For example, device tree arch/arm64/boot/dts/mediatek/mt8173.dtsi is
causing the following dtb check error:

arch/arm64/boot/dts/mediatek/mt8173-elm.dtb: ufoe@1401a000 (mediatek,mt8173-disp-ufoe): 'mediatek,gce-client-reg' does not match any of the regexes: '^pinctrl-[0-9]+$'

This commit adds the missing node property in the DT schema and updates the
example as well.

Signed-off-by: Ariel D'Alessandro <ariel.dalessandro@collabora.com>
Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Link: https://lore.kernel.org/r/20250911151001.108744-7-ariel.dalessandro@collabora.com
Signed-off-by: Rob Herring (Arm) <robh@kernel.org>

authored by

Ariel D'Alessandro and committed by
Rob Herring (Arm)
2ad572d3 9b4bacf5

+15
+15
Documentation/devicetree/bindings/display/mediatek/mediatek,ufoe.yaml
··· 64 64 - port@0 65 65 - port@1 66 66 67 + mediatek,gce-client-reg: 68 + $ref: /schemas/types.yaml#/definitions/phandle-array 69 + description: describes how to locate the GCE client register 70 + items: 71 + - items: 72 + - description: Phandle reference to a Mediatek GCE Mailbox 73 + - description: 74 + GCE subsys id mapping to a client defined in header 75 + include/dt-bindings/gce/<chip>-gce.h. 76 + - description: offset for the GCE register offset 77 + - description: size of the GCE register offset 78 + 67 79 required: 68 80 - compatible 69 81 - reg ··· 89 77 - | 90 78 #include <dt-bindings/interrupt-controller/arm-gic.h> 91 79 #include <dt-bindings/clock/mt8173-clk.h> 80 + #include <dt-bindings/gce/mt8173-gce.h> 92 81 #include <dt-bindings/power/mt8173-power.h> 82 + 93 83 soc { 94 84 #address-cells = <2>; 95 85 #size-cells = <2>; ··· 102 88 interrupts = <GIC_SPI 191 IRQ_TYPE_LEVEL_LOW>; 103 89 power-domains = <&scpsys MT8173_POWER_DOMAIN_MM>; 104 90 clocks = <&mmsys CLK_MM_DISP_UFOE>; 91 + mediatek,gce-client-reg = <&gce SUBSYS_1401XXXX 0xa000 0x1000>; 105 92 }; 106 93 };