tjh.dev
Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel
os
linux
dt-bindings: clock: jh7110-syscrg: Add PLL clock inputs
Add PLL clock inputs from PLL clock generator.
Reviewed-by: Emil Renner Berthing <emil.renner.berthing@canonical.com>
Reviewed-by: Conor Dooley <conor.dooley@microchip.com>
Signed-off-by: Xingyu Wu <xingyu.wu@starfivetech.com>
Signed-off-by: Conor Dooley <conor.dooley@microchip.com>
authored by
Xingyu Wu
and committed by
Conor Dooley
2110add8
c81f7845
+16
-2
+16
-2
Documentation/devicetree/bindings/clock/starfive,jh7110-syscrg.yaml
+16
-2
Documentation/devicetree/bindings/clock/starfive,jh7110-syscrg.yaml
···
27
27
- description: External I2S RX left/right channel clock
28
28
- description: External TDM clock
29
29
- description: External audio master clock
30
+
- description: PLL0
31
+
- description: PLL1
32
+
- description: PLL2
30
33
31
34
- items:
32
35
- description: Main Oscillator (24 MHz)
···
41
38
- description: External I2S RX left/right channel clock
42
39
- description: External TDM clock
43
40
- description: External audio master clock
41
+
- description: PLL0
42
+
- description: PLL1
43
+
- description: PLL2
44
44
45
45
clock-names:
46
46
oneOf:
···
58
52
- const: i2srx_lrck_ext
59
53
- const: tdm_ext
60
54
- const: mclk_ext
55
+
- const: pll0_out
56
+
- const: pll1_out
57
+
- const: pll2_out
61
58
62
59
- items:
63
60
- const: osc
···
72
63
- const: i2srx_lrck_ext
73
64
- const: tdm_ext
74
65
- const: mclk_ext
66
+
- const: pll0_out
67
+
- const: pll1_out
68
+
- const: pll2_out
75
69
76
70
'#clock-cells':
77
71
const: 1
···
105
93
<&gmac1_rgmii_rxin>,
106
94
<&i2stx_bclk_ext>, <&i2stx_lrck_ext>,
107
95
<&i2srx_bclk_ext>, <&i2srx_lrck_ext>,
108
-
<&tdm_ext>, <&mclk_ext>;
96
+
<&tdm_ext>, <&mclk_ext>,
97
+
<&pllclk 0>, <&pllclk 1>, <&pllclk 2>;
109
98
clock-names = "osc", "gmac1_rmii_refin",
110
99
"gmac1_rgmii_rxin",
111
100
"i2stx_bclk_ext", "i2stx_lrck_ext",
112
101
"i2srx_bclk_ext", "i2srx_lrck_ext",
113
-
"tdm_ext", "mclk_ext";
102
+
"tdm_ext", "mclk_ext",
103
+
"pll0_out", "pll1_out", "pll2_out";
114
104
#clock-cells = <1>;
115
105
#reset-cells = <1>;
116
106
};