tjh.dev
Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel
os
linux
net: phy: add constants for fast retrain related register
Add the constants for 2.5G fast retrain capability
in 10G AN control register, fast retrain status and
control register and THP bypass register into mdio.h.
Signed-off-by: Luo Jie <luoj@codeaurora.org>
Reviewed-by: Andrew Lunn <andrew@lunn.ch>
Signed-off-by: David S. Miller <davem@davemloft.net>
authored by
Luo Jie
and committed by
David S. Miller
1cf4e9a6
f884d449
+9
+9
include/uapi/linux/mdio.h
+9
include/uapi/linux/mdio.h
···
53
53
#define MDIO_AN_EEE_LPABLE 61 /* EEE link partner ability */
54
54
#define MDIO_AN_EEE_ADV2 62 /* EEE advertisement 2 */
55
55
#define MDIO_AN_EEE_LPABLE2 63 /* EEE link partner ability 2 */
56
+
#define MDIO_AN_CTRL2 64 /* AN THP bypass request control */
56
57
57
58
/* Media-dependent registers. */
58
59
#define MDIO_PMA_10GBT_SWAPPOL 130 /* 10GBASE-T pair swap & polarity */
59
60
#define MDIO_PMA_10GBT_TXPWR 131 /* 10GBASE-T TX power control */
60
61
#define MDIO_PMA_10GBT_SNR 133 /* 10GBASE-T SNR margin, lane A.
61
62
* Lanes B-D are numbered 134-136. */
63
+
#define MDIO_PMA_10GBR_FSRT_CSR 147 /* 10GBASE-R fast retrain status and control */
62
64
#define MDIO_PMA_10GBR_FECABLE 170 /* 10GBASE-R FEC ability */
63
65
#define MDIO_PCS_10GBX_STAT1 24 /* 10GBASE-X PCS status 1 */
64
66
#define MDIO_PCS_10GBRT_STAT1 32 /* 10GBASE-R/-T PCS status 1 */
···
241
239
#define MDIO_PMA_10GBR_FECABLE_ABLE 0x0001 /* FEC ability */
242
240
#define MDIO_PMA_10GBR_FECABLE_ERRABLE 0x0002 /* FEC error indic. ability */
243
241
242
+
/* PMA 10GBASE-R Fast Retrain status and control register. */
243
+
#define MDIO_PMA_10GBR_FSRT_ENABLE 0x0001 /* Fast retrain enable */
244
+
244
245
/* PCS 10GBASE-R/-T status register 1. */
245
246
#define MDIO_PCS_10GBRT_STAT1_BLKLK 0x0001 /* Block lock attained */
246
247
···
252
247
#define MDIO_PCS_10GBRT_STAT2_BER 0x3f00
253
248
254
249
/* AN 10GBASE-T control register. */
250
+
#define MDIO_AN_10GBT_CTRL_ADVFSRT2_5G 0x0020 /* Advertise 2.5GBASE-T fast retrain */
255
251
#define MDIO_AN_10GBT_CTRL_ADV2_5G 0x0080 /* Advertise 2.5GBASE-T */
256
252
#define MDIO_AN_10GBT_CTRL_ADV5G 0x0100 /* Advertise 5GBASE-T */
257
253
#define MDIO_AN_10GBT_CTRL_ADV10G 0x1000 /* Advertise 10GBASE-T */
···
294
288
295
289
#define MDIO_EEE_2_5GT 0x0001 /* 2.5GT EEE cap */
296
290
#define MDIO_EEE_5GT 0x0002 /* 5GT EEE cap */
291
+
292
+
/* AN MultiGBASE-T AN control 2 */
293
+
#define MDIO_AN_THP_BP2_5GT 0x0008 /* 2.5GT THP bypass request */
297
294
298
295
/* 2.5G/5G Extended abilities register. */
299
296
#define MDIO_PMA_NG_EXTABLE_2_5GBT 0x0001 /* 2.5GBASET ability */