ARM: 6700/1: SPEAr: Correct SOC config base address for spear320

SPEAR320_SOC_CONFIG_BASE was wrong, causing the wrong registers to be
accessed.

Reviewed-by: Stanley Miao <stanley.miao@windriver.com>
Signed-off-by: Viresh Kumar <viresh.kumar@st.com>
Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>

authored by viresh kumar and committed by Russell King 167879ae b8272a61

+1 -1
+1 -1
arch/arm/mach-spear3xx/include/mach/spear320.h
··· 62 62 #define SPEAR320_SMII1_BASE 0xAB000000 63 63 #define SPEAR320_SMII1_SIZE 0x01000000 64 64 65 - #define SPEAR320_SOC_CONFIG_BASE 0xB4000000 65 + #define SPEAR320_SOC_CONFIG_BASE 0xB3000000 66 66 #define SPEAR320_SOC_CONFIG_SIZE 0x00000070 67 67 /* Interrupt registers offsets and masks */ 68 68 #define INT_STS_MASK_REG 0x04