tjh.dev
Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel
os
linux
dt-bindings: power: Convert imx gpc to json-schema
Convert the i.MX GPC binding to DT schema format using json-schema
>From latest reference manual, there is actually ONLY 1 interrupt for
GPC, so the additional GPC interrupt is removed.
Consumer's example is also removed since it is NOT that useful.
Signed-off-by: Anson Huang <Anson.Huang@nxp.com>
Signed-off-by: Rob Herring <robh@kernel.org>
authored by
Anson Huang
and committed by
Rob Herring
0c03fa00
8f8986e9
+124
-91
-91
Documentation/devicetree/bindings/power/fsl,imx-gpc.txt
-91
Documentation/devicetree/bindings/power/fsl,imx-gpc.txt
···
1
-
Freescale i.MX General Power Controller
2
-
=======================================
3
-
4
-
The i.MX6 General Power Control (GPC) block contains DVFS load tracking
5
-
counters and Power Gating Control (PGC).
6
-
7
-
Required properties:
8
-
- compatible: Should be one of the following:
9
-
- fsl,imx6q-gpc
10
-
- fsl,imx6qp-gpc
11
-
- fsl,imx6sl-gpc
12
-
- fsl,imx6sx-gpc
13
-
- reg: should be register base and length as documented in the
14
-
datasheet
15
-
- interrupts: Should contain one interrupt specifier for the GPC interrupt
16
-
- clocks: Must contain an entry for each entry in clock-names.
17
-
See Documentation/devicetree/bindings/clock/clock-bindings.txt for details.
18
-
- clock-names: Must include the following entries:
19
-
- ipg
20
-
21
-
The power domains are generic power domain providers as documented in
22
-
Documentation/devicetree/bindings/power/power-domain.yaml. They are described as
23
-
subnodes of the power gating controller 'pgc' node of the GPC and should
24
-
contain the following:
25
-
26
-
Required properties:
27
-
- reg: Must contain the DOMAIN_INDEX of this power domain
28
-
The following DOMAIN_INDEX values are valid for i.MX6Q:
29
-
ARM_DOMAIN 0
30
-
PU_DOMAIN 1
31
-
The following additional DOMAIN_INDEX value is valid for i.MX6SL:
32
-
DISPLAY_DOMAIN 2
33
-
The following additional DOMAIN_INDEX value is valid for i.MX6SX:
34
-
PCI_DOMAIN 3
35
-
36
-
- #power-domain-cells: Should be 0
37
-
38
-
Optional properties:
39
-
- clocks: a number of phandles to clocks that need to be enabled during domain
40
-
power-up sequencing to ensure reset propagation into devices located inside
41
-
this power domain
42
-
- power-supply: a phandle to the regulator powering this domain
43
-
44
-
Example:
45
-
46
-
gpc: gpc@20dc000 {
47
-
compatible = "fsl,imx6q-gpc";
48
-
reg = <0x020dc000 0x4000>;
49
-
interrupts = <0 89 IRQ_TYPE_LEVEL_HIGH>,
50
-
<0 90 IRQ_TYPE_LEVEL_HIGH>;
51
-
clocks = <&clks IMX6QDL_CLK_IPG>;
52
-
clock-names = "ipg";
53
-
54
-
pgc {
55
-
#address-cells = <1>;
56
-
#size-cells = <0>;
57
-
58
-
power-domain@0 {
59
-
reg = <0>;
60
-
#power-domain-cells = <0>;
61
-
};
62
-
63
-
pd_pu: power-domain@1 {
64
-
reg = <1>;
65
-
#power-domain-cells = <0>;
66
-
power-supply = <®_pu>;
67
-
clocks = <&clks IMX6QDL_CLK_GPU3D_CORE>,
68
-
<&clks IMX6QDL_CLK_GPU3D_SHADER>,
69
-
<&clks IMX6QDL_CLK_GPU2D_CORE>,
70
-
<&clks IMX6QDL_CLK_GPU2D_AXI>,
71
-
<&clks IMX6QDL_CLK_OPENVG_AXI>,
72
-
<&clks IMX6QDL_CLK_VPU_AXI>;
73
-
};
74
-
};
75
-
};
76
-
77
-
78
-
Specifying power domain for IP modules
79
-
======================================
80
-
81
-
IP cores belonging to a power domain should contain a 'power-domains' property
82
-
that is a phandle pointing to the power domain the device belongs to.
83
-
84
-
Example of a device that is part of the PU power domain:
85
-
86
-
vpu: vpu@2040000 {
87
-
reg = <0x02040000 0x3c000>;
88
-
/* ... */
89
-
power-domains = <&pd_pu>;
90
-
/* ... */
91
-
};
+124
Documentation/devicetree/bindings/power/fsl,imx-gpc.yaml
+124
Documentation/devicetree/bindings/power/fsl,imx-gpc.yaml
···
1
+
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
2
+
%YAML 1.2
3
+
---
4
+
$id: http://devicetree.org/schemas/power/fsl,imx-gpc.yaml#
5
+
$schema: http://devicetree.org/meta-schemas/core.yaml#
6
+
7
+
title: Freescale i.MX General Power Controller
8
+
9
+
maintainers:
10
+
- Philipp Zabel <p.zabel@pengutronix.de>
11
+
12
+
description: |
13
+
The i.MX6 General Power Control (GPC) block contains DVFS load tracking
14
+
counters and Power Gating Control (PGC).
15
+
16
+
The power domains are generic power domain providers as documented in
17
+
Documentation/devicetree/bindings/power/power-domain.yaml. They are
18
+
described as subnodes of the power gating controller 'pgc' node of the GPC.
19
+
20
+
IP cores belonging to a power domain should contain a 'power-domains'
21
+
property that is a phandle pointing to the power domain the device belongs
22
+
to.
23
+
24
+
properties:
25
+
compatible:
26
+
enum:
27
+
- fsl,imx6q-gpc
28
+
- fsl,imx6qp-gpc
29
+
- fsl,imx6sl-gpc
30
+
- fsl,imx6sx-gpc
31
+
32
+
reg:
33
+
maxItems: 1
34
+
35
+
interrupts:
36
+
maxItems: 1
37
+
38
+
clocks:
39
+
maxItems: 1
40
+
41
+
clock-names:
42
+
const: ipg
43
+
44
+
pgc:
45
+
type: object
46
+
description: list of power domains provided by this controller.
47
+
48
+
patternProperties:
49
+
"power-domain@[0-9]$":
50
+
type: object
51
+
properties:
52
+
53
+
'#power-domain-cells':
54
+
const: 0
55
+
56
+
reg:
57
+
description: |
58
+
The following DOMAIN_INDEX values are valid for i.MX6Q:
59
+
ARM_DOMAIN 0
60
+
PU_DOMAIN 1
61
+
The following additional DOMAIN_INDEX value is valid for i.MX6SL:
62
+
DISPLAY_DOMAIN 2
63
+
The following additional DOMAIN_INDEX value is valid for i.MX6SX:
64
+
PCI_DOMAIN 3
65
+
maxItems: 1
66
+
67
+
clocks:
68
+
description: |
69
+
A number of phandles to clocks that need to be enabled during domain
70
+
power-up sequencing to ensure reset propagation into devices located
71
+
inside this power domain.
72
+
minItems: 1
73
+
maxItems: 7
74
+
75
+
power-supply: true
76
+
77
+
required:
78
+
- '#power-domain-cells'
79
+
- reg
80
+
81
+
required:
82
+
- compatible
83
+
- reg
84
+
- interrupts
85
+
- clocks
86
+
- clock-names
87
+
- pgc
88
+
89
+
additionalProperties: false
90
+
91
+
examples:
92
+
- |
93
+
#include <dt-bindings/clock/imx6qdl-clock.h>
94
+
#include <dt-bindings/interrupt-controller/arm-gic.h>
95
+
96
+
gpc@20dc000 {
97
+
compatible = "fsl,imx6q-gpc";
98
+
reg = <0x020dc000 0x4000>;
99
+
interrupts = <0 89 IRQ_TYPE_LEVEL_HIGH>;
100
+
clocks = <&clks IMX6QDL_CLK_IPG>;
101
+
clock-names = "ipg";
102
+
103
+
pgc {
104
+
#address-cells = <1>;
105
+
#size-cells = <0>;
106
+
107
+
power-domain@0 {
108
+
reg = <0>;
109
+
#power-domain-cells = <0>;
110
+
};
111
+
112
+
pd_pu: power-domain@1 {
113
+
reg = <1>;
114
+
#power-domain-cells = <0>;
115
+
power-supply = <®_pu>;
116
+
clocks = <&clks IMX6QDL_CLK_GPU3D_CORE>,
117
+
<&clks IMX6QDL_CLK_GPU3D_SHADER>,
118
+
<&clks IMX6QDL_CLK_GPU2D_CORE>,
119
+
<&clks IMX6QDL_CLK_GPU2D_AXI>,
120
+
<&clks IMX6QDL_CLK_OPENVG_AXI>,
121
+
<&clks IMX6QDL_CLK_VPU_AXI>;
122
+
};
123
+
};
124
+
};