MIPS: DSP: Set all register masks to 0x3ff. 0x2ff was a typo and the value 0x1f of DSP_MASK was refering to an old version of the documentation. Signed-off-by: Ralf Baechle <ralf@linux-mips.org>

authored by

Ralf Baechle and committed by
07a801de f12555d2

+3 -3
+3 -3
include/asm-mips/dsp.h
··· 16 #include <asm/mipsregs.h> 17 18 #define DSP_DEFAULT 0x00000000 19 - #define DSP_MASK 0x1f 20 21 #define __enable_dsp_hazard() \ 22 do { \ ··· 48 tsk->thread.dsp.dspr[3] = mflo2(); \ 49 tsk->thread.dsp.dspr[4] = mfhi3(); \ 50 tsk->thread.dsp.dspr[5] = mflo3(); \ 51 - tsk->thread.dsp.dspcontrol = rddsp(0x2ff); \ 52 } while (0) 53 54 #define save_dsp(tsk) \ ··· 65 mtlo2(tsk->thread.dsp.dspr[3]); \ 66 mthi3(tsk->thread.dsp.dspr[4]); \ 67 mtlo3(tsk->thread.dsp.dspr[5]); \ 68 - wrdsp(tsk->thread.dsp.dspcontrol, 0x2ff); \ 69 } while (0) 70 71 #define restore_dsp(tsk) \
··· 16 #include <asm/mipsregs.h> 17 18 #define DSP_DEFAULT 0x00000000 19 + #define DSP_MASK 0x3ff 20 21 #define __enable_dsp_hazard() \ 22 do { \ ··· 48 tsk->thread.dsp.dspr[3] = mflo2(); \ 49 tsk->thread.dsp.dspr[4] = mfhi3(); \ 50 tsk->thread.dsp.dspr[5] = mflo3(); \ 51 + tsk->thread.dsp.dspcontrol = rddsp(DSP_MASK); \ 52 } while (0) 53 54 #define save_dsp(tsk) \ ··· 65 mtlo2(tsk->thread.dsp.dspr[3]); \ 66 mthi3(tsk->thread.dsp.dspr[4]); \ 67 mtlo3(tsk->thread.dsp.dspr[5]); \ 68 + wrdsp(tsk->thread.dsp.dspcontrol, DSP_MASK); \ 69 } while (0) 70 71 #define restore_dsp(tsk) \